Approved
High Level Synthesis for ASIC and FPGA
Malin Heyden ()
Start
2021-01-20
Presentation
2021-06-18
Location:
Finished:
2023-06-19
Master's thesis:
Abstract
Supervisor: Liang Liu (EIT)
Examiner: Erik Larsson (EIT)