In progress
A low power dual-path sub sampling PLL covering 1GHz - 4GHz
Yijun Liang () and Lifeng Wang ()
Start
2025-10-07
Presentation
2026-03-07
Location:
Description
Supervisor: Henrik Sjöland (EIT)
Examiner: Pietro Andreani (EIT)