Master’s Thesis

Sine Function Approximation using Parabolic Synthesis and Linear Interpolation

By

Madhubabu Nimmagadda
Surendra Reddy Utukuru

Department of Electrical and Information Technology
Faculty of Engineering, LTH, Lund University
SE-221 00 Lund, Sweden
Abstract

This Thesis work deals with the ASIC implementation of the sine function approximation using the combination of Parabolic Synthesis methodology and linear interpolation. Parabolic Synthesis is a novel methodology for implementing unary functions such as logarithmic, trigonometric, and arithmetic functions. This methodology gives a high degree of parallelism and efficient use of hardware compared to existing algorithms like polynomial approximation, CORDIC etc. Parabolic Synthesis is combined with linear interpolation in order to achieve the high accuracy. The architecture is designed to achieve increased performance, lesser area and lower power consumption.

Keywords: Parabolic Synthesis, Linear interpolation, MCM, Sine function
Acknowledgments

It is a pleasure to thank everyone who has made this dissertation possible and helped us throughout the project with their excellent guidance. We would not have finished our thesis without their support and motivation.

First, we would like to express our gratitude to Professor Peter Nilsson, who has provided the thesis and let us experience in the field of Digital ASIC. We have had good guidance, patience, caring, and very pleasant work atmosphere.

Second, our deepest thanks to our supervisor Erik Hertz, who had given the best suggestions and solutions to get out of the problems faced during our entire project. He had given us his valuable assistance and appreciation toward the work we have done. We will never forget his smile and his friendly nature toward explaining, making doubts clear. We are thankful to the Department of EIT, who has provided and given the access to the most expensive project tools.

Finally, we would like to thank our friends and parents, who always support us in our life and keep up our happiness.

Madhubabu
NimmagaddaSurendra Reddy
Utukuru
# Table of Contents

Abstract ............................................................................................................................ 2  
Acknowledgments ........................................................................................................... 3  
Table of Contents ........................................................................................................ 4  
Preface ............................................................................................................................ 6  
1 Introduction .............................................................................................................. 7  
2 Parabolic Synthesis .................................................................................................... 9  
  2.1 Introduction .......................................................................................................... 9  
  2.2 Normalization ....................................................................................................... 9  
  2.3 Methodology development .................................................................................. 10  
3 Interpolation ............................................................................................................. 13  
  3.1 Introduction ......................................................................................................... 13  
  3.2 Interpolation methods ......................................................................................... 13  
  3.3 Linear interpolation ............................................................................................ 14  
4 Architecture development ....................................................................................... 15  
  4.1 Introduction ......................................................................................................... 15  
  4.2 Analysis ................................................................................................................ 15  
    4.2.1 One sub-function combined with linear interpolation ......................... 16  
    4.2.2 Two sub-function combined with linear interpolation ..................... 17  
    4.2.3 Comments ..................................................................................................... 18  
  4.3 Development of architecture ............................................................................. 18  
    4.3.1 Parabolic Synthesis architecture ......................................................... 18  
    4.3.2 Linear interpolation architecture .......................................................... 21  
    4.3.3 Four quadrants ......................................................................................... 22  
5 Hardware implementation and optimization ......................................................... 24  
  5.1 Design flow ......................................................................................................... 24  
  5.2 Top level architecture ........................................................................................ 25  
  5.3 Parabolic synthesis architecture ....................................................................... 26  
    5.3.1 Architecture ............................................................................................... 26  
    5.3.2 Processing .................................................................................................... 26  
    5.3.3 Hardware optimizations ............................................................................ 27  
  5.4 Linear interpolation architecture ....................................................................... 28  
    5.4.1 Overview ..................................................................................................... 28  
    5.4.2 Hardware optimizations ............................................................................ 28  
  5.5 Post-processing .................................................................................................. 29  
  5.6 Word length evaluation ...................................................................................... 30  
6 Results ...................................................................................................................... 35  
  6.1 Test setup ............................................................................................................. 35
6.2 Synthesis results ................................................................................................. 36
  6.2.1 Design constraints .......................................................................................... 36
  6.2.2 Area of different modules in the design ....................................................... 38
  6.2.3 Maximum clock frequency ............................................................................. 38
6.3 Timing and Area analysis .................................................................................... 39
  6.3.1 Timing ............................................................................................................ 39
  6.3.2 Area .............................................................................................................. 39
6.4 Power analysis ..................................................................................................... 40
  6.4.1 Dynamic Power ............................................................................................. 40
  6.4.2 Static Power .................................................................................................. 42
6.5 Energy .................................................................................................................. 44
6.6 Comparison .......................................................................................................... 45
7 Conclusion ............................................................................................................. 47
8 Future work ............................................................................................................ 48
9 References ............................................................................................................. 49
10 List of Figures ....................................................................................................... 51
11 List of Acronyms .................................................................................................. 52
Preface

In this thesis work, we both have worked together except from the literature work, and total work has been scheduled based on our availability. We have divided the tasks and worked together throughout the project.

This thesis documentation is organized into 8 chapters. Chapter 1 presents a short introduction to exist algorithms along with their merits and demerits. Chapter 2 provides description of Parabolic Synthesis methodology and its advantages over other algorithms. Chapter 3 explains the linear interpolation technique and chapter 4 contains a detailed description of the architecture development procedure for the parabolic synthesis methodology and linear interpolation approximation. Architecture implementation of design in hardware is explained in chapter 5. In chapter 6, Design flow and results from the hardware implementation are discussed and compared with other implementations. Conclusion and future work is explained in chapter 7 and 8.
1 Introduction

Unary functions like Logarithmic, Exponential, and Trigonometric functions as well as Arithmetic functions [1] play an important role in applications like wireless systems, computer graphics, digital signal processing. For the implementation of these functions we have to choose an algorithm, which is good and plays an important role in area, computational speed, and accuracy. The hardware implementation of such functions is a challenge to meet the desired requirements.

There exist different algorithms such as single lookup table, polynomial approximation, and CORDIC algorithm, which has own merits and demerits. A single lookup table [2] is an easy and direct method in implementation. However this method suits for the low precision applications, not for low area applications. A Single lookup table can be approximated by using interpolation technique in order to increase the accuracy up to an extent.

Polynomial approximations [3] are performed with additions and multiplications. The computational complexity will be depending on which polynomial schemes you will choose in the existed schemes. Depending on the requirements of the design, polynomial approximation can be implemented either with least squares approximation or with least maximum approximation.

Another method is the CORDIC algorithm [4], which is good in efficient use of hardware since it has no multipliers. The CORDIC algorithm is an iterative algorithm, which is implemented by using shifts and additions. Increased number of iterations increases the bit accuracy but makes the algorithm unfeasible for high speed applications.

In order to overcome some limitations in the previous methods, a new algorithm called Parabolic Synthesis [5] has been chosen. It is a novel methodology that came up with a very fast computational techniques and better accuracy, when implementing in hardware. In this Master thesis work, the design of the sine function approximation is done by using Parabolic Synthesis methodology and
followed by linear interpolation approximation aiming for better accuracy, area, and power consumption.
CHAPTER 2

2 Parabolic Synthesis

2.1 Introduction
Parabolic Synthesis is a different methodology to implement functions like Trigonometric, Logarithmic, and Arithmetic functions, which plays a vital role in the field of signal processing, image processing, and robotics, where the speed of computations has an important role [5].

The Parabolic Synthesis methodology makes use of an original function to develop the sub functions and help functions, which are implemented in the hardware [5]. The proposed architecture possesses a high level of parallelism and consumes less time in computation. The design is built only with multipliers, adders and shifters, which is easily implemented in hardware.

The Parabolic Synthesis methodology works better in getting efficient response in terms of area, power and time. The main steps in this methodology are normalization, approximation and transformation [5].

2.2 Normalization
Normalization is the first step in Parabolic Synthesis methodology, which limits the input in the numerical range 0 to 1. The inputs and output for a particular unary function, which is notated as \( f_{org}(x) \), should be limited to 0 to 1 on both x and y axis. The function should be either convex or concave throughout the interval.
2.3 Methodology development

The Parabolic Synthesis methodology is developed in approximation of any unary function, it always good to think in hardware perspective so that they can be synthesized with good metrics. The simple operations like multiplication, addition, and shifts are chosen in designing architecture.

The proposed methodology will be derived in to a set of sub functions $s_n(x)$, which are recombined in order to get an approximated original function.

$$f_{org}(x) = s_1(x) * s_2(x) \ldots s_n(x) \quad (2.1)$$

In (2.1), $s_1(x)$ represents a parabolic looking function, which is called first help function. The use of number of sub functions closes the approximated value to original value and hence better accuracy. The sub functions derived as parabolic looking functions should be feasible, so that they can be implemented in hardware.

The second sub function is developed by using first help function $f_{diff}(x)$.

$$f_{diff}(x) = \frac{f_{org}(x)}{s_1(x)} \quad (2.2)$$

In the same manner, the other help functions are also developed in order to develop other sub functions as shown in (2.3).

$$f_{n+1}(x) = \frac{f_n(x)}{s_{n+1}(x)} \quad (2.3)$$

Developing sub-functions

The first sub function $s_1(x)$ in Parabolic Synthesis methodology is developed by dividing the original function $f_{org}(x)$, with $x$ as first order approximation. The two possibilities after the division is either $f(x) > 1$ or $f(x) < 1$. To develop the first sub function, $1 + (c_1(1-x))$ is used an approximated term. The multiplication of the approximated term with $x$ gives the first sub-function $[1][16]$

$$s_1(x) = 1 + (c_1(1-x)) * x = x + c_1(x - x^2) \quad (2.4)$$

The coefficient $c_1$ in (2.4) is calculated determined according to (2.5)

$$c_1 = \lim_{x \to 0} \frac{f_{org}(x)}{x} - 1 \quad (2.5)$$
The first help function is calculated according to (2.2) and is used in developing the second sub function, which is also a parabolic function.

\[ s_2(x) = 1 + c_2(x - x^2) \]  \hspace{1cm} (2.6)

\( c_2 \) in (2.6) is chosen to satisfy that the quotient between the first help function \( f_{help}(x) \) and the second sub-function \( s_2(x) \) is equal to 1 when \( x \) is set to 0.5.

\[ c_2 = 4 \left( f_1 \left( \frac{1}{2} \right) - 1 \right) \]  \hspace{1cm} (2.7)

The sub functions \( n > 2 \) are developed by dividing the help function into sub intervals as equated in (2.8). The parts of help functions are used to develop further partial sub functions [1].

\[ f_n(x) = \begin{cases} 
  f_{n,0}(x), & 0 \leq x \leq \frac{1}{2^{n-1}} \\
  f_{n,1}(x), & \frac{1}{2^{n-1}} \leq x \leq \frac{2}{2^{n-1}} \\
  \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \\
  f_{n,2^{n-1}-1}(x), & \frac{2^{n-1}-1}{2^{n-1}} \leq x \leq 1
\end{cases} \]  \hspace{1cm} (2.8)

The normalized value of input \( x_n \) is used instead of \( x \) in partial sub functions in order to have a feasibility to implement them in hardware. The partial sub functions are notated as (2.9) [1] [16].

\[ s_n(x) = \begin{cases} 
  s_{n,0}(x_n), & 0 \leq x \leq \frac{1}{2^{n-2}} \\
  s_{n,1}(x_n), & \frac{1}{2^{n-2}} \leq x \leq \frac{2}{2^{n-2}} \\
  \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \\
  s_{n,2^{n-2}-1}(x_n), & \frac{2^{n-2}-1}{2^{n-2}} \leq x \leq 1
\end{cases} \]  \hspace{1cm} (2.9)

The recombination of partial sub functions in (2.9) gives an approximation of \( f_{n-1}(x) \) and parabolic sub function is formulated as (2.10)[1] [16].

\[ s_{n,m}(x) = 1 + c_{n,m} \cdot (x_n - x_n^2) \]  \hspace{1cm} (2.10)

Coefficients in parabolic sub functions are calculated according to (2.11)
\[ c_{n,m} = 4 \cdot \left\{ f_{n-1,m} \cdot \left( \frac{2 \cdot (m+1) - 1}{2^{n-1}} \right) - 1 \right\} \quad (2.11) \]

In parabolic synthesis methodology, to implement any unary function using more than two sub functions results more hardware. The third sub function uses two coefficients and needs one more multiplier to recombine, which is a demerit in hardware perception. It is always a tradeoff to choose how many bits of accuracy are desired and how many number of sub functions should be used.
3 Interpolation

3.1 Introduction
The interpolation concept is used to approximate the function with the known data points by analyzing the numerical data [9]. There are several ways of interpolating a continuous signal like Linear, Piecewise, and spline. From all the existing interpolation techniques, linear interpolation is having its own advantages which possess speed, simplicity, and accuracy [9].

3.2 Interpolation methods
There are several interpolation methods existed and every method is having its own merits and demerits. Depends on application and implementation, user has to make a tradeoff to choose which method is best suited. Piecewise constant interpolation, Linear interpolation, Spline, and the Polynomial interpolation are different interpolation methods, which are commonly used in approximation of functions.

Piecewise constant interpolation or nearest neighbor interpolation is the easiest and the simplest method among all the existing methods [10]. In this technique, the method just locates the nearest data value and assigns to it. This method is chosen for image processing applications where multivariate interpolation is needed [9].

Linear interpolation is the other method, which uses some known data points to calculate an unknown data point [9]. This method is well suited for the applications like computer graphics and easily implemented with Lookup tables. To work in other spatial domains, one can go for bilinear interpolation or trilinear interpolation methods.

Polynomial interpolation is another form of interpolation, where the interpolant is a polynomial function, which is a linear equation in case of linear interpolation [11]. Here the Interpolation error is proportional to the distance between the data points and interpolant is indefinitely differentiable, since it is a polynomial [11]. On the other hand, the polynomial interpolation has a drawback of computational complexity and oscillatory artifacts [11]. The spline interpolation method
overcomes the disadvantages of polynomial method by using a low degree of polynomial. The computational complexity is also lower with same accuracy as the polynomial interpolation [11].

3.3 Linear interpolation

Linear interpolation is a method of finding new data points \((x, y)\) from the known data points \((x_0, y_0, x_1, y_1)\) as shown in Fig. 1. The new set of data points \((x, y)\) can be found by the slope of straight line between two known points [9].

![Figure 1. The Method of interpolation](image)

As shown in Fig. 1, the value of \(y\) for a known value of \(x\) is calculated according to (3.1).

\[
y = y_0 + (x - x_0) \times \frac{y_1 - y_0}{x_1 - x_0}
\]

(3.1)

Elaborating (3.1), \(y_0\) is the value from where the interpolation starts and the second part in the product term is the gradient value of the line. Linear interpolation with different intervals like 8, 16, 32 and 64 are chosen to get desired accuracy and precision of values.
4 Architecture development

4.1 Introduction

In this section, architecture development for sine function using Parabolic Synthesis methodology combined with linear interpolation is explained. As explained in section 2, Parabolic Synthesis methodology provides feasibility in implementation of unary functions in accuracy and hardware utilization also. Providing some optimizations for architecture also makes more efficient hardware implementation. In this case, sine function is the original function \( f_{org}(x) \) and is used to develop the sub functions. There are several algorithms to implement a sine wave in hardware as explained in section 1, every algorithm is having its own merits and demerits. In this project, a novel methodology Parabolic Synthesis is chosen to gain the less computation complexity and speed as well. Parabolic Synthesis is a methodology, which is constructed with different stages called as sub functions to compute value for any unary function [5]. The Error from these sub functions is analyzed and approximated by using linear interpolation technique.

An analysis is made to choose the number of sub functions to be used in achieving more than 15 bits of accuracy. The third sub function is implemented with linear interpolation technique, which gives a better result in all the metrics. The objective of the design is achieving better accuracy with certain input constraints, less power consumption and less computational speed.

4.2 Analysis

The Parabolic synthesis architecture consists of different sub functions and the product of them gives an approximated original function. The accuracy of the output increases as the number of sub functions is increased. Increasing the number of sub functions consumes more hardware area and computational speed. So, an analysis is made for architecture to use how many sub functions are to be combined with linear interpolation in order to achieve the accuracy desired. The accuracy is calculated by measuring the difference between original function and derived function.

\[
\text{absolute error (dB)} = 20 \cdot \log(\text{abs(Original value} - \text{derived result)})) \tag{4.1} \]
In dB scale 6.02 dB represents 1 bit accuracy. For example, 61 dB represents 10 bit accuracy. In this case, two different scenarios are considered to analyze the absolute error and accuracy, which are discussed further.

### 4.2.1 One sub-function combined with linear interpolation

The sine function approximation is designed with one sub function combined with different levels of interpolation to analyze the bit accuracy. The design is approximated in the range $0^\circ < x < 90^\circ$ and 8, 16, 32, and 64 levels of interpolation is used.

![Figure 2. The Error analysis for 1 sub function & linear interpolation](image)

In Fig. 2, the error analysis is shown for different scenario in dB value. The resolution in bits is as below.
As the number of interpolation levels is doubled, the resolution is increased by 2 bits. In order to achieve 15 bit accuracy, a 64 level interpolation is needed and in order to implement in hardware, a Look up Table (LUT), which can store 64 different values should be used.

4.2.2 Two sub-function combined with linear interpolation

As explained in 1.2.1, in order to achieve more than 15 bit accuracy, it requires more hardware area with one sub function combined with linear interpolation. In this section, the sine function is approximated by using the 2 sub functions combined with linear interpolation. The design is approximated in the range $0^\circ < x < 90^\circ$ and 8, 16, 32, and 64 levels of interpolation is used.

![Figure 3. The Error analysis for 2 sub functions & linear interpolation](image)

In Fig. 3, the error analysis for sine function approximation with 2 stage parabolic synthesis combined with linear interpolation is shown in dB scale. The resolution for different levels of interpolation is as below.

- 8 intervals, resolution 11.7 bits
- 16 intervals, resolution 13.4 bits
• 32 intervals, resolution 15.6 bits
• 64 intervals, resolution 17.5 bits

The sine function approximation designed with 2 stage parabolic synthesis combined with 32 level interpolation gives more than 15 bits of accuracy.

4.2.3 Comments

The approximation of the sine function implemented with parabolic synthesis methodology provides feasibility to implement in hardware. The linear interpolation approximation technique when combined to Parabolic Synthesis provides good results in accuracy, chip area, and computational speed as well. As the number of levels of interpolation is doubled, the resolution and error distribution is increased by 2 bits. Changing the coefficients, in linear interpolation manually, can increase the bit accuracy. The implementation of linear interpolation methodology for the approximation of sine function requires memories and more access time. Therefore, the concept of a 2-stage Parabolic Synthesis combined with linear interpolation is the feasible way to achieve less size memories and less access time.

4.3 Development of architecture

4.3.1 Parabolic Synthesis architecture

The Parabolic Synthesis methodology makes use of an original function to develop the sub functions and help functions, which are implemented in the hardware [5]. The proposed architecture possesses a high level of parallelism and consumes less time in computation. The design is built only with multipliers, adders and shifters, which is easily implemented in hardware.

The Parabolic Synthesis methodology works better in getting efficient response in terms of area, power and time. The main steps in this methodology are normalization, approximation and transformation [5].

4.3.1.1 Normalization

The Parabolic Synthesis methodology for a specific unary function can be computed mainly in three steps, normalization, approximation, and transforming. In Normalization, the numerical range will be limited to a range in order to simplify the hardware implementation. For any Unary function $y = f_{org}(x)$, both $x$ axis and $y$ axis should be in range of 0 and 1. Fig. 4 shows sine function after normalization.
4.3.1.2 Calculation of coefficient in sub-functions

The hardware is completely designed with low complexity operations like multiplications, additions and shifts when approximating the original function. The proposed methodology uses the basic function to formulate the sub functions and later multiplication of the sub functions gives the approximated original function.

The methodology is constructed with second-order parabolic functions [5] named as sub functions and recombination of these sub functions gives approximation of original function $f_{\text{avg}}(x)$, in this case the sine function, as shown in (2.1). The accuracy will be better, if more sub functions are used in the calculation.

The help function generated at each stage is used in calculating the next sub function. For example as shown in (2.2), the division of the original function by the first sub function gives the first help function, which is used when deriving the second sub function. The subsequent help functions are generated from the according to (2.3).

When developing the sub functions, the original function is decomposed into second-order parabolic functions for the interval 0 to 1. The second order parabolic functions are chosen to avail a benefit of implementing with less complexity in hardware. The third sub function from the Parabolic Synthesis methodology contains two coefficients which increases the hardware complexity [9]. The accuracy will be better by replacing the third sub function with another approximation technique.
The first sub function is calculated by dividing the original function with \( x \) as a first order approximation, which is specified in (2.2). The result have two possibilities, \( f_{\text{diff}}(x) > 1 \) and \( f_{\text{diff}}(x) < 1 \) [14]. In order to approximate the original function, \( f_2(x) \) is developed from \( f_{\text{diff}}(x) \), which is specified in (2.3). The first sub function is calculated by multiplying \( x \) and \( f_2(x) \) as shown in (4.3). The related plot in developing first sub function is shown in Fig.5.

\[
c_1 = \lim_{x \to 0} \frac{f_{\text{org}}(x)}{x} = 0.5703125 \tag{4.2}
\]

\[
f_2(x) = 1 + c_1(1 - x) \tag{4.3}
\]

where \( c_1 \) is specified in (4.2)

\[
s_1(x) = f_2(x) \times x = x + c_1(x - x^2) \tag{4.4}
\]

Figure 5. The Developing the first sub function

The first help function, calculated from (4.5) is used when deriving the second sub function. The second sub function \( s_2(x) \) is calculated from (2.6).

\[
f_{\text{help}}(x) = \frac{f_{\text{org}}(x)}{s_1(x)} \tag{4.5}
\]

\( c_2 \) in (2.6) is chosen to satisfy that the quotient between the first help function \( f_{\text{help}}(x) \) and the second sub-function \( s_2(x) \) is equal to 1 when \( x \) is set to 0.5.
\[ c_2 = 4 \left( f_1 \left( \frac{1}{2} \right) - 1 \right) = 0.400390625 \]  \hspace{1cm} (4.6)

Fig. 6 shows plots for the help function and the second sub function. The crossing at \( x=0.5 \) can be clearly seen from the graph.

### 4.3.2 Linear interpolation architecture

In case of the sine wave approximation, linear interpolation is applied by calculating the gradient values at different levels. Equation (4.7) gives the third sub function, which is used for the linear interpolation technique.

\[ s_3(x) = K_{MSB} + (G_{MSB} \times X_{LSB}) \]  \hspace{1cm} (4.7)

From the equation, \( K \) is the value from where the interpolation is starting and \( G \) is the slope of the function. The most significant bits from the input \( x \) are used to index the particular gradient value and \( K \) value.

The values of \( K \) and \( G \) are measured from the help function generated by dividing the original function and result from Parabolic Synthesis as shown in (4.8).

\[ Help \ function = \frac{f_{org}}{f_{parabolic}} \]  \hspace{1cm} (4.8)
The value of $K$ is derived from the help function and depends on the number of levels in the interpolation. For $n$ levels of interpolation, $n$ number of $K$ values is chosen from the help function at successive time intervals. The gradient $(G)$ value is calculated by subtracting the successive $K$ values according to (4.9).

$$G(n) = K(n + 1) - K(n)$$  \hspace{1cm} (4.9)

Fig. 7 shows the plot of the $K$ values measured from the help function.

**4.3.3 Four quadrants**

The calculations are developed for the first quadrant and extended to calculate the sine values in other three quadrants also. The original angle is normalized and transformed into first quadrant by using a factor $2/\pi$.

$$\text{Normalized angle}(\theta_f) = \theta \times \left(\frac{2}{p\pi}\right) = (q_1q_0)\text{(fractional part)}$$  \hspace{1cm} (4.10)

![Figure 8. Normalization of original angle](image-url)
For example, $2\pi/3$ will be represented as

\[
\frac{2\pi}{3} \times \frac{2}{\pi} = \frac{4}{3} = 0\overline{1}_3
\]

The result in (4.11) is divided into integer part and fractional part. The integer part is represented using two binary bits $q_1q_0$ and is used by the multiplexer in the architecture. These two select lines represent the quadrant of the original angle. The same bits are also used in two’s complement representation of the output when sine is in 3rd and 4th quadrant. The changes in architecture in view of the hardware are explained briefly in next chapter. The architecture for all four quadrants is possible by inserting one multiplexer and a two’s complement converter.

### Table 1. Input transformation for 4 quadrants

<table>
<thead>
<tr>
<th>Quadrant</th>
<th>Theta sel($q_1q_0$)</th>
<th>Input value</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>00</td>
<td>$\theta_f$</td>
</tr>
<tr>
<td>2</td>
<td>01</td>
<td>$1 - \theta_f$</td>
</tr>
<tr>
<td>3</td>
<td>10</td>
<td>$\theta_f$</td>
</tr>
<tr>
<td>4</td>
<td>11</td>
<td>$1 - \theta_f$</td>
</tr>
</tbody>
</table>

The table 1 represents the $q_1q_0$ values for all the quadrants and input values, which are selected by multiplexer.
CHAPTER 5

5 Hardware implementation and optimization

5.1 Design flow

The implementation of the design in hardware starts with making a reference model in MATLAB and verifying the functional behavior of the design. This thesis is organized similar to the ASIC flow as shown in Fig. 9. After a successfully working reference model, the design is coded in VHDL and simulated with the Modelsim tool. Furthermore, the results are compared with reference model. The design is synthesized for generating a netlist and is used to analyze the power consumption. All possible switching activities are generated as Value Change Dump (VCD) files using Modelsim, which is used by the Primetime tool for power analysis.

![Figure 9. The Design flow](image)
5.2 Top level architecture

In this chapter, the global architecture for complete design is explained in top down methodology. Two stage parabolic synthesis, linear interpolation, optimization techniques, and word length evaluation are explained briefly.

Fig. 10 shows the top level architecture for the design. The architecture is divided into two parts, which is represented in dashed lines. The upper part represents a two-stage Parabolic Synthesis and lower part represents a linear interpolation. Several optimization techniques are applied to improve the hardware efficiency. The complete architecture is designed and implemented with 4 multipliers, 7 adders, 1 multiplexer, and a 2’s complement module. The detailed description of every stage is explained further.

Figure 10. The Top level architecture
5.3 Parabolic synthesis architecture

5.3.1 Architecture

The implementation of sub functions in Parabolic Synthesis and optimization techniques in the architecture is discussed in this section. The implementation is divided into 3 steps namely preprocessing, processing, and post processing, which are discussed further briefly. Fig. 11 represents the architecture for parabolic synthesis.

The design consists of a multiplexer to select the inputs for a specific quadrant, and Multiple Constant Multiplier (MCM) unit to replace the multipliers with adders. This architecture results the product of two sub functions, which is multiplied to the result from the linear interpolation to get the final output.

5.3.2 Processing

Processing is the main part of the architecture, which calculates the product of two sub functions. The two parabolic functions in the methodology are easily implemented in hardware since they only need normal adders and multipliers. Applying some optimization techniques efficiently can reduce the number of cells required. Equations (2.4) and (2.6) are the two parabolic functions to be implemented in hardware and product of those two sub functions results in the output.

\[ f_{\text{par}}(x) = s_1(x) \ast s_2(x) \] (5.1)

The front end part of the design is a multiplexer, which selects the input depends on selection lines. The constants \( c_1 \) and \( c_2 \) calculated in (4.2) and (4.6) respectively are used and it’s equivalent binary representation is shown below.

![Figure 11. The Architecture of 2 Stage Parabolic Synthesis](image)
\[ c_1 = 0.5703125_{(10)} = 10010010_{(2)} \]  \hspace{1cm} (5.2)

\[ c_2 = 0.400390625_{(10)} = 01100110_{(2)} \]  \hspace{1cm} (5.3)

### 5.3.3 Hardware optimizations

Multipliers play an important role in occupying the hardware area. Different optimization techniques have to be applied to avoid the usage of multipliers. In the design, two multipliers have the common multiplicand with \( c_1 \) and \( c_2 \) as multipliers. The MCM unit replaces those two multipliers with 4 adders. The MCM unit is a replacement for multipliers when they have common multiplicand, which is built with shift operations and adders, which results less hardware area.

Fig.12 shows the implementation of MCM unit with 4 adders. The MCM unit takes the value \( x - x^2 \) and generates the product value with both \( c_1 \) and \( c_2 \).

![Figure 12. The Multiple Constant Multiplier (MCM) unit](image-url)
The other optimization in hardware is the replacement of an adder in calculating the second sub function. In the calculation of the second sub function, the value 1 is added to $c_2^{*}(x-x^2)$. The adder in this can be removed and a binary ‘1’ is padded at MSB position as presented in Fig. 11.

5.4 **Linear interpolation architecture**

5.4.1 **Overview**

In this chapter, the architecture for the third sub function with linear interpolation is explained. Fig. 13 shows the architecture for the third sub function that consists of 1 multiplier, 1 adder, and 2 Look Up Tables (LUT).

![Figure 13. The architecture of the third sub function (Linear interpolation)](image)

In the design, the values $K$ and $G$ are calculated from (4.3). They are stored in a LUT and the MSB of the input are used to address the position of the bits.

5.4.2 **Hardware optimizations**

The values of $G$ from table 2 contain both positive and negative values. If they have to be used in 2’s complement representation with same precision requires more number of 1’s which results to more power consumption and chip area as
well. Providing some logic in the arithmetic calculations avoids this kind of representation. In this case, a dual functional adder is built, which can perform both addition and subtraction.

![Figure 14. The Addsub Component](image)

As shown in Fig. 14, sign bit decides the operation should be performed by the component. The first MSB in $G$ is used to represent either if the value is positive or negative.

Hardware implementation of third sub function needs a multiplier and an adder. Fig.14 shows the hardware architecture of the linear interpolation method. The adder in this case is a dual functional, which means it can be switched to have either an addition or subtraction functionality. We needed this since, the product of $G$ and $X_{lsb}$ can be both negative and positive. Fig.14 shows the Addsub component. Because of sine function’s symmetry property and by reading in reverse order, the $K$ and $G$ coefficients stored in LUTs can be used for all the four quadrants.

The output from linear interpolation is multiplied with the parabolic synthesis output to get the final result.

### 5.5 Post-processing

The value of sine function is negative in third and fourth quadrants. The post processing part transforms the output into a feasible form. The results in negative are converted into 2’s complement representation. The 2’s complement component is switched only in 3 and 4 quadrants and $q_1$ is used to enable or disable it. Fig. 15 shows block diagram of 2’s complement converter.

![Figure 15. Two's complement module](image)
5.6 **Word length optimization**

The design is aimed for the usage of fewer bits to represent the data at different stages. The study to fix the word length at every stage is done in MATLAB and is verified, as well as for the loss of precision. Fig. 16 shows the block diagram with word length at different stages.

![Block diagram with wordlengths](image)

**Figure 16. Block diagram with wordlengths**
Table 2. Word lengths at every stage

<table>
<thead>
<tr>
<th>Name</th>
<th>Input1(length)</th>
<th>Input2(length)</th>
<th>Original output(length)</th>
<th>Truncated(length)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Square</td>
<td>$x_i(14)$</td>
<td>$x_i(14)$</td>
<td>$x_i^2(28)$</td>
<td>$x_i^2(15)$</td>
</tr>
<tr>
<td>x_sub</td>
<td>$x_i(14)$</td>
<td>$x_i^2(15)$</td>
<td>$x_i^2(15)$</td>
<td>$x_i^2(15)$</td>
</tr>
<tr>
<td>MCM</td>
<td>$x_i^2(15)$</td>
<td>$--------$</td>
<td>$c_1(7) \cdot x_i^2$</td>
<td>$c_1(x_i^2)$</td>
</tr>
<tr>
<td>$s_1_{_add}$</td>
<td>$x_i(14)$</td>
<td>$c_1(x_i^2)$</td>
<td>$s_1 = x_i + c_1(x_i^2)$</td>
<td>$s_1 = x_i + c_1(x_i^2)$</td>
</tr>
<tr>
<td>$s_2_{_add}$</td>
<td>$1$</td>
<td>$c_2(x_i^2)$</td>
<td>$s_2 = 1 + c_2(x_i^2)$</td>
<td>$s_2 = 1 + c_2(x_i^2)$</td>
</tr>
<tr>
<td>$s_1 _mult$</td>
<td>$s_i(18)$</td>
<td>$s_i(18)$</td>
<td>$fp = s_i _s_2$</td>
<td>$fp = s_i _s_2$</td>
</tr>
<tr>
<td>$G _X_Mult$</td>
<td>$x_{LSB}(9)$</td>
<td>$G(19)$</td>
<td>$G _x_{LSB}(28)$</td>
<td>$G _x_{LSB}(19)$</td>
</tr>
<tr>
<td>$K _GX_Add$</td>
<td>$K(19)$</td>
<td>$G _x_{LSB}(19)$</td>
<td>$S_3 = K + G _x_{LSB}(19)$</td>
<td>$S_3 = K + G _x_{LSB}(19)$</td>
</tr>
<tr>
<td>$S3_{_fp}$</td>
<td>$S_3(19)$</td>
<td>$fp(19)$</td>
<td>$S_3 _fp(38)$</td>
<td>$S_3 _fp(19)$</td>
</tr>
</tbody>
</table>

The input which is in the range 0 to 1 is represented using 14 plus 2 bits used for selecting the transformation of the input and output in case of the other quadrants. A trial and error method to fix the word lengths at every stage has been used. A function is developed in MATLAB to truncate the word length at each stage in a flexible way. A generic methodology is chosen in designing the components even in implementing in the whole design in hardware.

In Fig. 16, the word lengths at every stage are shown. The data will be truncated to a specific word length after every multiplier, since the multiplier increases the number of bits. The accuracy desired is cross verified when truncating the bits at every stage. The MUX in architecture selects any one of the 14-bit inputs using two selection lines. The selection of the inputs is needed to calculate the sine value in other quadrants. The squarer unit squares the input and the word length of the input is doubled to 28 bits. The $x_i^2$ is truncated to 15 bits from 28 bits. The $x_i - x_i^2$ is calculated using a subtractor. No data truncation is needed after any adders or subtractor since they does not increase word length to a bigger number, but before the operation the word lengths should be balanced in magnitude by adding zeros at LSB position, which is represented as ‘&0’ in Fig. 16. The MCM unit is designed to calculate the two product terms specified in table.4 according to the coefficients $c_1$ and $c_2$, which are 7 bit length. To calculate the first sub-function $s_1$, the input $x_i$
is added to one of the product from MCM unit. To calculate the second sub-function $s_2$, to add a value of 1, one more bit is padded to the other product term at MSB position as ‘1&’ denoted in Fig. 16.

The multiplier $S1S2\_mult$ gives the product of two sub functions in 35 bit size, which is then truncated to 19 bits. The LUT contains $K$ and $G$ values, which are 19 bit word length, which are tabulated in table 3 and table 4. The LSB 9 bit in $x$ is multiplied with $G$ and the result is 28 bits in length, which is then truncated to 19 bits. $K\_gxadd$, one more adder adds the $K$ value to the product and results third sub function with linear interpolation approximation. The product of two sub functions and the third sub function are multiplied using a multiplier named as $S3\_fp\_pro$ to produce the final result. The result is truncated to 19 bits from 38 bits. The truncation at each stage is a trial and error method keeping in mind that the desired accuracy is more than 15 bits with minimum word lengths. The word lengths of inputs and outputs at every stage and every component are tabulated in table 2.
Table 3. Values of K in Linear interpolation

<table>
<thead>
<tr>
<th>Sl. no</th>
<th>Floating value</th>
<th>Binary equivalent</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1000000000000000000000</td>
</tr>
<tr>
<td>2</td>
<td>0.999275207519531</td>
<td>01111111110100010</td>
</tr>
<tr>
<td>3</td>
<td>0.998470306396484</td>
<td>01111111100110111</td>
</tr>
<tr>
<td>4</td>
<td>0.997866577148444</td>
<td>01111111011101010</td>
</tr>
<tr>
<td>5</td>
<td>0.997474670410156</td>
<td>01111110101101010</td>
</tr>
<tr>
<td>6</td>
<td>0.997238159179688</td>
<td>01111101010110100</td>
</tr>
<tr>
<td>7</td>
<td>0.997127532958984</td>
<td>01111011010011100</td>
</tr>
<tr>
<td>8</td>
<td>0.997154235839844</td>
<td>01111011010011100</td>
</tr>
<tr>
<td>9</td>
<td>0.997272491455078</td>
<td>01111011010011100</td>
</tr>
<tr>
<td>10</td>
<td>0.997489929199219</td>
<td>01111011010011100</td>
</tr>
<tr>
<td>11</td>
<td>0.997684020996099</td>
<td>01111011010011100</td>
</tr>
<tr>
<td>12</td>
<td>0.998119354248047</td>
<td>01111011010011100</td>
</tr>
<tr>
<td>13</td>
<td>0.998504638671875</td>
<td>01111101010011100</td>
</tr>
<tr>
<td>14</td>
<td>0.998935699462891</td>
<td>01111101010011100</td>
</tr>
<tr>
<td>15</td>
<td>0.999374389648438</td>
<td>01111101010011100</td>
</tr>
<tr>
<td>16</td>
<td>0.999839782714844</td>
<td>01111101010011100</td>
</tr>
<tr>
<td>17</td>
<td>1.000293731689453</td>
<td>01111101010011100</td>
</tr>
<tr>
<td>18</td>
<td>1.000747680664063</td>
<td>01111101010011100</td>
</tr>
<tr>
<td>19</td>
<td>1.001171112060547</td>
<td>01111101010011100</td>
</tr>
<tr>
<td>20</td>
<td>1.001592846679696</td>
<td>01111101010011100</td>
</tr>
<tr>
<td>21</td>
<td>1.001934051513672</td>
<td>01111101010011100</td>
</tr>
<tr>
<td>22</td>
<td>1.002258300781250</td>
<td>01111101010011100</td>
</tr>
<tr>
<td>23</td>
<td>1.002513885498047</td>
<td>01111101010011100</td>
</tr>
<tr>
<td>24</td>
<td>1.002716064453125</td>
<td>01111101010011100</td>
</tr>
<tr>
<td>25</td>
<td>1.002834320068359</td>
<td>01111101010011100</td>
</tr>
<tr>
<td>26</td>
<td>1.002880096435547</td>
<td>01111101010011100</td>
</tr>
<tr>
<td>27</td>
<td>1.002822875976563</td>
<td>01111101010011100</td>
</tr>
<tr>
<td>28</td>
<td>1.002677917480469</td>
<td>01111101010011100</td>
</tr>
<tr>
<td>29</td>
<td>1.002407073974609</td>
<td>01111101010011100</td>
</tr>
<tr>
<td>30</td>
<td>1.002025604248047</td>
<td>01111101010011100</td>
</tr>
<tr>
<td>31</td>
<td>1.001499176025391</td>
<td>01111101010011100</td>
</tr>
<tr>
<td>32</td>
<td>1.000835418701172</td>
<td>01111101010011100</td>
</tr>
<tr>
<td>Sl. no</td>
<td>Floating value</td>
<td>Binary equivalent</td>
</tr>
<tr>
<td>-------</td>
<td>----------------</td>
<td>-------------------</td>
</tr>
<tr>
<td>1</td>
<td>-7.209777832031250e-04</td>
<td>(1) 101111010</td>
</tr>
<tr>
<td>2</td>
<td>-8.049011230468750e-04</td>
<td>(1) 110100110</td>
</tr>
<tr>
<td>3</td>
<td>-5.836486816406250e-04</td>
<td>(1) 100110010</td>
</tr>
<tr>
<td>4</td>
<td>-4.100799560546875e-04</td>
<td>(1) 011010111</td>
</tr>
<tr>
<td>5</td>
<td>-2.384185791015625e-04</td>
<td>(1) 001111110</td>
</tr>
<tr>
<td>6</td>
<td>-1.068115234375000e-04</td>
<td>(1) 0000011100</td>
</tr>
<tr>
<td>7</td>
<td>2.288818359375000e-04</td>
<td>(0) 0000001100</td>
</tr>
<tr>
<td>8</td>
<td>1.182556152343750e-04</td>
<td>(0) 0000111101</td>
</tr>
<tr>
<td>9</td>
<td>2.174377441406250e-04</td>
<td>(0) 0001110010</td>
</tr>
<tr>
<td>10</td>
<td>2.784729003906250e-04</td>
<td>(0) 0010010010</td>
</tr>
<tr>
<td>11</td>
<td>3.490447998046875e-04</td>
<td>(0) 0010110111</td>
</tr>
<tr>
<td>12</td>
<td>3.852844238281250e-04</td>
<td>(0) 0011001010</td>
</tr>
<tr>
<td>13</td>
<td>4.291534423828125e-04</td>
<td>(0) 0011100001</td>
</tr>
<tr>
<td>14</td>
<td>4.405975341796875e-04</td>
<td>(0) 0011100111</td>
</tr>
<tr>
<td>15</td>
<td>4.615783691406250e-04</td>
<td>(0) 0011110010</td>
</tr>
<tr>
<td>16</td>
<td>4.520416259765625e-04</td>
<td>(0) 00111101101</td>
</tr>
<tr>
<td>17</td>
<td>4.539489740937500e-04</td>
<td>(0) 00111101110</td>
</tr>
<tr>
<td>18</td>
<td>4.234313964843750e-04</td>
<td>(0) 0011011110</td>
</tr>
<tr>
<td>19</td>
<td>4.062652587890625e-04</td>
<td>(0) 0011010101</td>
</tr>
<tr>
<td>20</td>
<td>3.566749433937500e-04</td>
<td>(0) 0011011101</td>
</tr>
<tr>
<td>21</td>
<td>3.204345703125000e-04</td>
<td>(0) 0010101000</td>
</tr>
<tr>
<td>22</td>
<td>2.555847167968750e-04</td>
<td>(0) 0001000111</td>
</tr>
<tr>
<td>23</td>
<td>2.0217895550781250e-04</td>
<td>(0) 00001101010</td>
</tr>
<tr>
<td>24</td>
<td>1.163482660156250e-04</td>
<td>(0) 00001111111</td>
</tr>
<tr>
<td>25</td>
<td>4.57636718750000e-05</td>
<td>(0) 00000111000</td>
</tr>
<tr>
<td>26</td>
<td>-5.531311035156250e-05</td>
<td>(1) 00000111111</td>
</tr>
<tr>
<td>27</td>
<td>-1.468658447265625e-04</td>
<td>(1) 00001010110</td>
</tr>
<tr>
<td>28</td>
<td>-2.689361572265625e-04</td>
<td>(1) 00100011011</td>
</tr>
<tr>
<td>29</td>
<td>-3.814697265625000e-04</td>
<td>(1) 00110101000</td>
</tr>
<tr>
<td>30</td>
<td>-5.264282226562500e-04</td>
<td>(1) 01000101000</td>
</tr>
<tr>
<td>31</td>
<td>-6.618499755859375e-04</td>
<td>(1) 01010111011</td>
</tr>
<tr>
<td>32</td>
<td>-8.354187011718750e-04</td>
<td>(1) 01110111011</td>
</tr>
</tbody>
</table>
6 Results

6.1 Test setup

The design is verified with the help of a test bench by stimulating the inputs from a text file. The output from the top module is written to a text file, which is imported to MATLAB to compare it with the reference output. Fig. 17 shows the entire setup for testing the design.

![Design Test setup diagram](image)

The absolute error for the original function and results from the hardware implementation are calculated to check the accuracy. Fig. 18 shows the absolute error calculated for 1 sub function, 2 sub functions, and 3 sub functions. The accuracy is increased to more than 15 bits as the number of sub functions are increased to 3.
6.2 Synthesis results

Synthesis is one of the important and the basic step in the ASIC flow. Here the design tool generates gate level net lists from the Register Transfer Level (RTL). A design tool called design vision or DC-compiler by Synopsys has been used for the synthesis. The netlist is generated by using STMicroelectronics 65nm CMOS technology. Different parameters of the design such as area, time and maximum clock frequency are analyzed. Further, this generated netlist is used for power analysis and will be explained in the chapter 6.3.

6.2.1 Design constraints

Low Power Low Threshold Voltage (LPLVT) and Low Power High Threshold Voltage (LPHVT) are the two different technology libraries that are used to synthesize the design. The design is synthesized using two specified libraries for different supply voltages to estimate both static and dynamic behavior. Maximum speed and minimum area are the two design constraints to the design. One is to find critical path in the design and the other to know minimum area. These constraints are applied to the design during synthesis.

6.2.1.1 Maximum Speed

The maximum speed of the design estimated by setting up the clock to 1ns, area has not set to any value, LPHVT libraries and 1.2V as supply voltage. As seen from the table 5, we have got negative slack for maximum speed optimization. A slack of 4.29ns is added to the clock to know the critical path time.
Table 5. Maximum speed optimization

<table>
<thead>
<tr>
<th>MEASURES</th>
<th>PARABOLIC SYNTHESIS</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Arrival Time</td>
<td>5.16</td>
<td>ns</td>
</tr>
<tr>
<td>Data Required Time</td>
<td>0.87</td>
<td>ns</td>
</tr>
<tr>
<td>Critical path slack</td>
<td>-4.29</td>
<td>ns</td>
</tr>
<tr>
<td>Combinational Area</td>
<td>19000</td>
<td>$\mu m^2$</td>
</tr>
<tr>
<td>Non-combinational Area</td>
<td>367</td>
<td>$\mu m^2$</td>
</tr>
<tr>
<td>Total Area</td>
<td>19400</td>
<td>$\mu m^2$</td>
</tr>
</tbody>
</table>

6.2.1.2 Minimum Area

Minimum area of the design is estimated by setting up the `set_maxarea` to zero during synthesis. The design is synthesized for LPHV$_T$ libraries and 1.2V as supply voltage. From table 6, we can see that the tool optimizes more on area compared to maximum speed.

Table 6. Minimum area optimization

<table>
<thead>
<tr>
<th>MEASURES</th>
<th>PARABOLIC SYNTHESIS</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Arrival Time</td>
<td>19.83</td>
<td>ns</td>
</tr>
<tr>
<td>Data Required Time</td>
<td>-17.93</td>
<td>ns</td>
</tr>
<tr>
<td>Critical path slack</td>
<td>1.86</td>
<td>ns</td>
</tr>
<tr>
<td>Combinational Area</td>
<td>11000</td>
<td>$\mu m^2$</td>
</tr>
<tr>
<td>Non-combinational Area</td>
<td>343</td>
<td>$\mu m^2$</td>
</tr>
<tr>
<td>Total Area</td>
<td>11400</td>
<td>$\mu m^2$</td>
</tr>
</tbody>
</table>

Area and speed are the two major features of the design to be interested. The table 5 and 6 are the two different synthesis runs that are necessary for an area optimized design and speed optimized design. The `set_max_area` to zero applies area constraint to the design from which the area cost of the design is calculated. To analyze high speed circuit, no value should be set on area and design should run on high clock frequency. The area is increased by 70% when the design is synthesized for maximum speed and speed is increased nearly thrice.
6.2.2 Area of different modules in the design

The area occupied by different components in the design are calculated and tabulated in table 7. The values are taken from the same scenario as specified in 6.2.1.2. We can see that most of the area in the design is consumed by the multipliers. There are four multipliers in the whole design, which have different word lengths and different areas. The DFFs are used to analyze the critical path delay in the design. The input MUX is used to select one of the inputs depending on the quadrant. There is one 14-bit multiplier (squarer in Fig. 16) and 19-bit multiplier to calculate the product of first two sub functions. These two multipliers play a major role in area occupancy and hence the number is bigger for the S1, S2 Function module in table 7. The S3 Function also consists of one Multiplier and two LUTs to store the coefficients. A 19-bit multiplier gives the final result, which is a product of three sub functions.

Table 7. The area of different modules in the design

<table>
<thead>
<tr>
<th>Module name</th>
<th>Area</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input DFF</td>
<td>147</td>
<td>μm²</td>
</tr>
<tr>
<td>Output DFF</td>
<td>200</td>
<td>μm²</td>
</tr>
<tr>
<td>Input MUX</td>
<td>60</td>
<td>μm²</td>
</tr>
<tr>
<td>S1, S2 Function</td>
<td>5432</td>
<td>μm²</td>
</tr>
<tr>
<td>S3 Function</td>
<td>2402</td>
<td>μm²</td>
</tr>
<tr>
<td>Multiplier</td>
<td>3148</td>
<td>μm²</td>
</tr>
<tr>
<td>Other cells</td>
<td>22</td>
<td>μm²</td>
</tr>
<tr>
<td>Total Area</td>
<td>11400</td>
<td>μm²</td>
</tr>
</tbody>
</table>

6.2.3 Maximum clock frequency

The speed of the design is measured in terms of maximum clock frequency, which is the sum of delays in critical path. The maximum clock frequency is calculated by the minimum time period required for the design, which we can see in table 5. The maximum clock frequency is the inverse of the total critical path time, which is calculated as below.

The critical path of the design will be affected if there is any change in the operating voltage, temperature and threshold voltage. Maximum speed of the design is calculated by setting a high frequency clock value as a constraint to the design without setting any value for area. The Synthesis scenario is specified in 6.2.1.1.

\[
\text{Maximum Clock Frequency} = \frac{1}{\text{time period}}
\]

\[
= \frac{1}{5.29\text{ns}} = 189 \text{ Mhz}
\]
6.3 **Timing and Area analysis**

6.3.1 **Timing**

The design is synthesized with *Synopsys design compiler* using both 65nm LPHV<sub>T</sub> and LPLV<sub>T</sub> CMOS libraries. The timing behavior is analyzed under different scenario like operating the design at different supply voltage. Fig. 19 shows graphical description for critical path delay in both LPHV<sub>T</sub> and LPLV<sub>T</sub> cases and it is clear that the delay is almost double in case of LPHV<sub>T</sub> compared to LPLV<sub>T</sub>.  

**Table 8. Timing values for LPHV<sub>T</sub> and LPLV<sub>T</sub>**

<table>
<thead>
<tr>
<th>Voltage</th>
<th>LPHV&lt;sub&gt;T&lt;/sub&gt; (ns)</th>
<th>LPLV&lt;sub&gt;T&lt;/sub&gt; (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>18.4</td>
<td>10.0</td>
</tr>
<tr>
<td>1.15</td>
<td>17.0</td>
<td>9.5</td>
</tr>
<tr>
<td>1.25</td>
<td>14.3</td>
<td>8.78</td>
</tr>
<tr>
<td>1.3</td>
<td>13.2</td>
<td>8.4</td>
</tr>
</tbody>
</table>

![Figure 19. Timing behavior for LPHV<sub>T</sub> and LPLV<sub>T</sub>](image)

6.3.2 **Area**

The Parabolic Synthesis methodology architecture is designed focusing on the area occupied on hardware. The major components in the design, which occupies the area are multipliers and the optimizations in the design, which are explained chapter 5.3.3, reduce the area of the design. Fig. 20 shows the graphical description of area, which is analyzed under different supply voltages i.e. 1.1V, 1.15V, 1.25V and 1.3V for both LPHV<sub>T</sub> and LPLV<sub>T</sub> libraries.
The values in table 9 are calculated for minimum area design by keeping set_max_area to 0 during the synthesis. From Fig. 20, there is a slight decrement in area of the design as the supply voltage is increased in case of LPLVT, whereas it is opposite in case of LPHVT.

### Table 9. Area for LPHVT and LPLVT

<table>
<thead>
<tr>
<th>Voltage</th>
<th>LPHVT ($\mu m^2$)</th>
<th>LPLVT ($\mu m^2$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>11338</td>
<td>11470</td>
</tr>
<tr>
<td>1.15</td>
<td>11331</td>
<td>11580</td>
</tr>
<tr>
<td>1.25</td>
<td>11327</td>
<td>11743</td>
</tr>
<tr>
<td>1.3</td>
<td>11317</td>
<td>11820</td>
</tr>
</tbody>
</table>

**6.4 Power analysis**

**6.4.1 Dynamic Power**

The dynamic power depends on the switching activities in the design, capacitance, operating frequency and voltage as equated in (6.1).
\[ P_{\text{dyn}} = \frac{1}{2} \alpha c f v^2 \]  \hspace{1cm} (6.1)

where \( \alpha = \) Switching activity (0-1, 1-0) 
\( c = \) node capacitance 
\( f = \) clock frequency 
\( v = \) supply voltage

The power consumption for the design in case of both LPHV\( T \) and LPLV\( T \) is analyzed using the Primetime tool. The total power is divided into static power and dynamic power and the major contribution for dynamic power is switching activities of the design. The netlist file generated after synthesis is used in this process and the switching activities are generated as a Value Change Dump (VCD) file in the post synthesis verification process. The dynamic power consumed by the design, for different voltages in both cases is plotted in Fig. 21 and tabulated in table 10 and 11.

Table 10. Power results (LPHV\( T \))

<table>
<thead>
<tr>
<th>Voltage(V)</th>
<th>Cell internal Power((\mu)W)</th>
<th>Net switching power((\mu)W)</th>
<th>Leakage power((\mu)W)</th>
<th>Total Power((\mu)W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>70.26 (46.5%)</td>
<td>74.11 (49.2%)</td>
<td>6.5 (4.3%)</td>
<td>150.9 (100%)</td>
</tr>
<tr>
<td>1.15</td>
<td>77.03 (46.6%)</td>
<td>81.23 (49.1%)</td>
<td>7.2 (4.3%)</td>
<td>165.5 (100%)</td>
</tr>
<tr>
<td>1.25</td>
<td>91.9 (46.7%)</td>
<td>96.4 (49.1%)</td>
<td>8.67 (4.3%)</td>
<td>197.0 (100%)</td>
</tr>
<tr>
<td>1.3</td>
<td>101.4 (46.9%)</td>
<td>105.3 (48.7%)</td>
<td>9.4 (4.4%)</td>
<td>216.2 (100%)</td>
</tr>
</tbody>
</table>

Table 11. Power calculation (LPLV\( T \))

<table>
<thead>
<tr>
<th>Voltage(V)</th>
<th>Cell internal Power((\mu)W)</th>
<th>Net switching power((\mu)W)</th>
<th>Leakage power((\mu)W)</th>
<th>Total Power((\mu)W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>87.3 (13.9%)</td>
<td>84.3 (13.4%)</td>
<td>450 (72.7%)</td>
<td>626.7 (100%)</td>
</tr>
<tr>
<td>1.15</td>
<td>101.8 (14%)</td>
<td>86.29 (11.8%)</td>
<td>540 (74.2%)</td>
<td>730 (100%)</td>
</tr>
<tr>
<td>1.25</td>
<td>131.4 (13.4%)</td>
<td>104 (10.6%)</td>
<td>740 (76%)</td>
<td>983 (100%)</td>
</tr>
<tr>
<td>1.3</td>
<td>147.3 (13%)</td>
<td>113.5 (10%)</td>
<td>870 (77%)</td>
<td>1133 (100%)</td>
</tr>
</tbody>
</table>
The dynamic power calculated is plotted in Fig. 21 and dynamic power is more in case of LPLVT compared to LPHVT.

Figure 21. The dynamic power consumption (LPHVT & LPLVT)

6.4.2 Static Power

The leakage power is mainly depends on transistor width, threshold voltage and zero threshold leakage current as shown in (6.2).

\[ p_{static} = (I_{Sub} + I_{ox}) \cdot V_{dd} \]  

(6.2)

The leakage power at different supply voltage for both LPHVT and LPLVT is analyzed and plotted in Fig.22 and 23. The leakage power is more in case of LPLVT compared with LPHVT.
The static powers in case of both technology libraries are plotted in Fig. 22 and 23. The static power is very less in case of LPHVT where it is a major contribution in total power in case of LPLVT. In case of LPLVT, there is rapid growth in static power consumption as the supply voltage is increasing.
6.5 Energy

The power dissipation is the main objective when analyzing the efficiency of a design. The main source of power includes the switching activities, leakage current and short circuit current. The switching activities are dynamic in nature and leakage current depends on the threshold voltage. To analyze the efficiency of the design, energy consumed by the design is considered as a measure as calculated according to (6.3).

\[ energy = p_{avg} \cdot time \]  

(6.3)

The design is analyzed for energy consumption in case of both LPHVT and LPLVT libraries. The values in table 12 are measured at the maximum frequency of the design. The energy consumption is less in case of LPLVT compared to LPHVT.

Table 12. Energy consumption in the design

<table>
<thead>
<tr>
<th>Voltage</th>
<th>Energy consumption (nJ) LPHVT</th>
<th>Energy consumption (nJ) LPLVT</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>2.65</td>
<td>1.71</td>
</tr>
<tr>
<td>1.15</td>
<td>2.67</td>
<td>1.78</td>
</tr>
<tr>
<td>1.25</td>
<td>2.68</td>
<td>2.06</td>
</tr>
<tr>
<td>1.3</td>
<td>2.71</td>
<td>2.18</td>
</tr>
</tbody>
</table>

Figure 24. Energy consumption in the design
From Fig. 24, the energy consumption is less in case LPLVT compared to LPLVT. Since the leakage power is more in LPLVT, it is not considered to be a good approach to proceed to LPLVT libraries. A tradeoff is applied when considering the libraries when synthesizing the design.

### 6.6 Comparison

The sine function approximation using Parabolic Synthesis combined with linear interpolation results are compared with other implementations. In this chapter, the differences between the implementations and comparing the static and dynamic behavior of the designs. We considered the implementation of exponential function using Parabolic Synthesis methodology [13] and compared with the sine function approximation design. The Parabolic Synthesis methodology provides a feasibility to implement any unary function by using the same architecture with different coefficients. Peyman implemented the exponential function using Parabolic Synthesis using four sub functions in order to get more than 15 bits resolution. The same accuracy is achieved in our implementation with two sub functions and linear interpolation. The CORDIC algorithm is used to calculate the Trigonometric, and the Logarithmic functions, where the application demands simple hardware and low precision as well. The CORDIC algorithm only consists of adders, shifters and a lookup table and hence it occupies less hardware area [19]. The algorithm approximately increase the precision by 1 bit per iteration, which means at least 15 iterations are needed achieve a 15 bits precision[19].

**Table 13. ASIC Synthesis analysis**

<table>
<thead>
<tr>
<th>Methodology</th>
<th>Area($\mu m^2$)</th>
<th>maximum operating frequency(Mhz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CORDIC</td>
<td>19150</td>
<td>11.5</td>
</tr>
<tr>
<td>Parabolic Synthesis(4 Stage)</td>
<td>26400</td>
<td>48</td>
</tr>
<tr>
<td>Parabolic Synthesis(2 stage) with Interpolation</td>
<td>19400</td>
<td>55</td>
</tr>
</tbody>
</table>

**Table 14. Total Dynamic power analysis**

<table>
<thead>
<tr>
<th>Methodology</th>
<th>Cell internal power ($\mu W$)</th>
<th>Switching power ($\mu W$)</th>
<th>Leakage power(nW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CORDIC</td>
<td>132.76 54%</td>
<td>114.61 46%</td>
<td>64.71</td>
</tr>
<tr>
<td>Parabolic Synthesis(4 stage)</td>
<td>162.04 51%</td>
<td>158.57 49%</td>
<td>97.78</td>
</tr>
<tr>
<td>Parabolic Synthesis(2 stage) with Interpolation</td>
<td>76.99 49.8%</td>
<td>77.57 50.1%</td>
<td>23.78</td>
</tr>
</tbody>
</table>
The area of the design with four sub functions is high since third and fourth sub function requires more computations. The CORDIC algorithm occupies less area but high latency makes it to use in low speed applications. The power consumption is less in CORDIC when compared with Parabolic Synthesis Methodology and higher when maximum frequency of operation is considered [13] [19]. The Parabolic Synthesis combined with linear interpolations is designed to calculate the values for all the four quadrants using the same interpolation coefficients, which is also an added advantage with the design and causes that its area increases slightly in relation to the other implementations.

Table 13 and 14 shows the comparison of both the implementations in different aspects. The maximum operating frequency for the design is imported from table 8, the inverse of 18.4 ns. We cannot compare both the designs in numbers since the switching activities used to analyze the designs may not be same and hence we compared in sense of percentage of the total power.
CHAPTER 7

7 Conclusion

The approximation of the sine function is successfully implemented using the Parabolic Synthesis methodology combined with a linear interpolation technique. An accuracy of more than 15 bits is achieved with hardware implementation of the design. Hardware optimization techniques, which replace multipliers with an MCM unit, removal of adder result lesser area and power in the design. The design is synthesized in different scenario to estimate both dynamic and static behavior and results are compared with the CORDIC implementation [13] [16]. It can be concluded that the Parabolic Synthesis Methodology is efficient only in computational speed with almost 4.8 times faster. Parabolic Synthesis shows high degree of parallelism, which results shorter critical path in the design. Parabolic Synthesis methodology has flexibility to change the design to implement for other unary functions by modifying the set of coefficients.
8 Future work

The linear interpolation technique combined with the parabolic synthesis methodology can be used for implementing other unary functions as well. Sine function can also be approximated by replacing the linear interpolation technique with other interpolation methods. The accuracy may be increased by approximating sine function with second-order interpolation technique.
9 References


[12] Design of FFTs using CORDIC and Parabolic Synthesis for the twiddle factors by Muhammed Waqas Shafiq Nauman Hafeez

[14] www.ece.neu.edu/students/sbabaeiz/paper_poster/interpolation.htm


[16] Master’s Thesis Report, A VLSI Implementation of Logarithmic and Exponential Functions Using a Parabolic Synthesis Methodology, which is Compared to the CORDIC Algorithm By Peyman Pouyan


[19] Orri Tomasson, Implementation elementary functions for a fixed point SIMD DSP Coprocessor, Examensarbete, Linkoping.
CHAPTER 10

10 List of Figures

Figure 1. The Method of interpolation --------------------------------------------- 14
Figure 2. The Error analysis for 1 sub function & linear interpolation ----------- 16
Figure 3. The Error analysis for 2 sub functions & linear interpolation --------- 17
Figure 4. The Normalization for Sine function ----------------------------------- 19
Figure 5. The Developing the first sub function ---------------------------------- 20
Figure 6. fhelp (x) & second sub function s2(x) ---------------------------------- 21
Figure 7. K values for the third sub function ------------------------------------- 22
Figure 8. Normalization of original angle ---------------------------------------- 22
Figure 9. The Design flow ------------------------------------------------------- 24
Figure 10. The Top level architecture --------------------------------------------- 25
Figure 11. The Architecture of 2 Stage Parabolic Synthesis ---------------------- 26
Figure 12. The Multiple Constant Multiplier (MCM) unit ------------------------ 27
Figure 13. The architecture of the third sub function (Linear interpolation) ----- 28
Figure 14. The Addsub Component ------------------------------------------------- 29
Figure 15. Two's complement module --------------------------------------------- 29
Figure 16. Block diagram with wordlengths -------------------------------------- 30
Figure 17. The Design Test setup ----------------------------------------------- 35
Figure 18. The absolute error of the original function compared with the result using 1, 2, and 3 sub functions ------------------------------- 36
Figure 19. Timing behavior for LPHVT and LPLVT ------------------------------- 39
Figure 20. Area analysis for LPHVT and LPLVT ----------------------------------- 40
Figure 21. The dynamic power consumption (LPHVT & LPLVT) ---------------------- 42
Figure 22. The Leakage power (LPHVT) ------------------------------------------ 43
Figure 23. The Leakage power (LPLVT) ------------------------------------------ 43
Figure 24. Energy consumption in the design ------------------------------------- 44
CHAPTER 11

11 List of Acronyms

CORDIC  Coordinate Rotation Digital Computer Algorithm
ASIC    Application Specific Integrated Circuit
MCM     Multiple Constant Multiplication
LPLVT   Low Power Low Threshold Voltage
LPHVT   Low Power High Threshold Voltage
VHDL    Very High Speed Integrated Circuits Hardware Description Language
MSB     Most Significant Bit
VCD     Value Change Dump
CMOS    Complementary Metal Oxide Semiconductor
RTL     Register Transfer Level
SDF     Standard Delay Format