MASTER’s Thesis

# Matrix Inversion Using QR Decomposition by Parabolic Synthesis 

By<br>Nafiz Ahmed Chisty

Supervisors:
Professor Peter Nilsson and MScEE Erik Hertz

Faculty of Engineering, LTH, Lund University
SE-221 00 Lund, Sweden


#### Abstract

Parabolic synthesis is one of the latest methodologies, proposed by Professor Peter Nilsson and Erik Hertz of EIT department at Lund University (LTH), for the implementation of unary functions in hardware. In the preceding research conducted at Lund University, it had been shown that parabolic synthesis is an effective solution, which is both fast and consumes less area compared to all the existing methods.

The goal of this Master's thesis is to develop hardware for the generation of three trigonometric functions (+sine, -sine and +cosine) using the novel approximation methodology, which is based on Parabolic synthesis, for the use in Givens rotations for implementing matrix inversion using QR decomposition. Two hardware designs has been developed, one for the parabolic synthesis and another for matrix inversion but due to time limitations the two hardware designs could not be integrated together. The paper mainly focuses on the implementation of the three trigonometric functions on both FPGA and ASIC and compares the result with metrics of speed and area and later a hardware solution for the overall system has been proposed.


## Acknowledgements

The greatest gratitude after GOD goes to Professor Peter Nilsson, my Master's Thesis supervisor and Examiner, who not only helped me with kind insightful advice and encouragements but also made it possible for me to finish the thesis successfully by going beyond my expectations in assisting me with various academic and administrative issues.

I would also like to thank my other supervisor, MScEE Erik Hertz for his kind support and guidance.
Last but not least, I would like to thank my beloved family and all friends for their constant moral support and courage.

Nafiz Ahmed Chisty<br>Master's in System-on-Chip<br>Lund University (LTH)<br>Lund, Sweden<br>January 2012

## Contents

Abstract ..... 2
Acknowledgements ..... 3
CHAPTER 1 ..... 7
1 Introduction ..... 7
CHAPTER 2 ..... 9
2 Matrix Inversion by QR decomposition using Givens rotation ..... 9
2.1 Matrix inversion ..... 9
2.1.1 Properties of inverse matrix ..... 9
2.2 QR decomposition ..... 9
2.3 Givens Rotations ..... 10
2.4 QRD Using Givens rotations ..... 11
2.4.1 Triangularization for QRD ..... 11
2.4.2 The inverse matrix for QRD ..... 12
2.5 Hardware for inverse matrix for QRD ..... 12
CHAPTER 3 ..... 15
3 Parabolic Synthesis Methodology ..... 15
3.1 Introduction ..... 15
3.2 Other Hardware Approximation Methods ..... 15
3.2.1 Advantage of Hardware over Software ..... 15
3.2.2 Disadvantage of Look up table ..... 15
3.2.3 Disadvantage of using polynomials ..... 15
3.2.4 Disadvantage of the CORDIC ..... 15
3.3 Parabolic Synthesis methodology ..... 16
3.3.1 Normalizing ..... 16
3.3.2 Developing the Hardware Architecture ..... 16
3.3.3 Methodology for developing sub-functions ..... 17
3.3.4 Hardware Implementation ..... 18
3.3.5 Postprocessing ..... 21
CHAPTER 4 ..... 23
4 Parabolic Architecture development for Trigonometric functions ..... 23
4.1 Design Methodology ..... 23
4.2 The sub-functions. ..... 24
4.3 Angle transformation ..... 25
4.4 Simplifications ..... 27
4.4.1 The MCM unit ..... 27
4.4.2 Eliminating an adder ..... 29
4.4.3 Two's complement conversion ..... 29
4.4.4 Squarer ..... 29
4.5 Final architecture ..... 30
4.6 Wordlengths ..... 31
4.7 Hardware for matrix inversion using QRD by Parabolic synthesis ..... 31
CHAPTER 5 ..... 33
5 Synthesis ..... 33
5.1 Synthesis ..... 33
5.2 Types of Synthesis ..... 33
5.3 Synthesis for FPGA ..... 34
5.3.1 Synthesis Report from FPGA ..... 36
5.4 Synthesis for ASIC ..... 36
5.4.1 Minimum Area Synthesis ..... 36
5.4.2 High Speed Synthesis ..... 36
5.4.3 Results from ASIC Synthesis ..... 36
CHAPTER 6 ..... 41
6 Results and Conclusion ..... 41
CHAPTER 7 ..... 43
7 Future Work ..... 43
Reference ..... 45
Appendix 1: For Synthesis ..... 47

## CHAPTER 1

## 1 Introduction

The demand of fast and small hardware architectures are increasing day by day. Most hardware uses Unary functions like trigonometric functions, logarithms as well as square root and division functions. These functions are extensively used in applications like robotics, signal processing, communication systems, navigation, fluid physics, etc. The overall performance of the system is dependent on the methods of computing such functions. In many cases, software solutions are not sufficient and a hardware implementation is required [1].

For low precision computations, the simplest and faster method of implementations of such functions is by using Single look-up table. However, for High-precision computations this method gets inappropriate due to large table size and long execution time. Implementation using polynomial approximation also has large computational complexities and delays due to extensive use of multiplications and divisions [1].

The Coordinate Rotation Digital Computer (CORDIC) algorithm is a popular method for the fast computation of unary functions using only simple shift-add operation. Although this method is faster than a software solution but due to its iterative property it is slow and thus improper for high speed applications [1].

On the other hand Parabolic Synthesis, a methodology proposed by Professor Peter Nilsson and Erik hertz, is a method based on developing functions that performs approximation of original unary functions in hardware. This method uses parallelism to reduce execution time and employs low complexity operations thus making hardware implementation faster and simpler than all other existing methodologies [1].

This thesis mainly develops hardware for the generation of three trigonometric functions ( + sine, - sine and +cosine) using parabolic synthesis. Later, hardware architecture is proposed for implementing matrix inversion using QR decomposition.

This paper consists of eight Chapters:
Chapter 1 deals with the motivation behind this thesis work.
Chapter 2 explains the basic of matrix inversion with details of QR decomposition using Given's rotations.

Chapter 3 introduces the novel Parabolic synthesis methodology.
Chapter 4 explains the development of architecture for the generation of trigonometric functions using parabolic synthesis. A hardware solution is also shown for implementing matrix inversion with QR decomposition using the implemented parabolic architecture.

Chapter 5 deals the Synthesis procedure and discusses the results obtained from FPGA and ASIC synthesis.

Chapter 6 discusses the result obtained from the thesis work.
Chapter 7 concludes the thesis work.
Chapter 8 suggests some future prospects of the implemented design with improvement.

## CHAPTER 2

## 2 Matrix Inversion by QR decomposition using Givens rotation

### 2.1 Matrix inversion

In linear algebra, for an $n$-by- $n$ square matrix A, matrix inversion is the process of finding the matrix B if (2.1) is satisfied
$\mathrm{AB}=\mathrm{BA}=\mathrm{I}_{\mathrm{n}}$
where $\mathrm{I}_{n}$ denotes the $n$-by- $n$ identity matrix. The inverse of A is denoted by $\mathrm{A}^{-1}$.
Non-square matrices ( $m$-by- $n$ matrices for which $m \neq n$ ) do not have an inverse but may have a left inverse or right inverse. A square matrix that is not invertible is called singular [3][4].

### 2.1.1 Properties of inverse matrix

Some of the most important properties for an invertible matrix A are:
$\left(\mathrm{A}^{-1}\right)^{-1}=\mathrm{A}$
$(k \mathrm{~A})^{-1}=k^{-1} \mathrm{~A}^{-1} \quad$ for nonzero scalar $k$
$\left(A^{T}\right)^{-1}=\left(A^{-1}\right)^{T}$
$\operatorname{det}\left(\mathrm{A}^{-1}\right)=\operatorname{det}(\mathrm{A})^{-1}$

### 2.2 QR decomposition

QR decomposition is an efficient frequently used methodology when matrix inversion is needed. A typical application area is mobile communication systems using multiple antennas, i.e. Multi-Input MultiOutput (MIMO) systems. The QR decomposition factorizes a matrix into an orthogonal and an upper triangular matrix.

$$
\begin{equation*}
A=Q \times R \tag{2.6}
\end{equation*}
$$

where $R$ is an upper triangular matrix and $Q$ is orthogonal, that is, the unity matrix is
$I=Q \times Q^{T}$
where $Q^{T}$ is the transpose of $Q$, for real valued matrices.
MIMO systems often uses 4 transmit and 4 receive antennas. The inverse of a 4 by 4 matrix at the receiver side is therefore often practiced. We thus get a system like:

$$
A=\left[\begin{array}{llll}
a_{11} & a_{12} & a_{13} & a_{14}  \tag{2.8}\\
a_{21} & a_{22} & a_{23} & a_{24} \\
a_{31} & a_{32} & a_{33} & a_{34} \\
a_{41} & a_{42} & a_{43} & a_{44}
\end{array}\right]
$$

$$
Q=\left[\begin{array}{llll}
q_{11} & q_{12} & q_{13} & q_{14}  \tag{2.9}\\
q_{21} & q_{22} & q_{23} & q_{24} \\
q_{31} & q_{32} & q_{33} & q_{34} \\
q_{41} & q_{42} & q_{43} & q_{44}
\end{array}\right]
$$

$$
R=\left[\begin{array}{cccc}
r_{11} & r_{12} & r_{13} & r_{14}  \tag{2.10}\\
0 & r_{22} & r_{23} & r_{24} \\
0 & 0 & r_{33} & r_{34} \\
0 & 0 & 0 & r_{44}
\end{array}\right]
$$

where $R$ is an upper triangular matrix.
QR decomposition can be computed using several methods like the Gram-Schmidt process, Householder transformations, or Givens rotations. Each has a number of advantages and disadvantages. In this thesis, we will use Givens rotation method for computing QR decomposition since it can be parallelized and have a lower operation count [5].

### 2.3 Givens Rotations

Givens rotation is a rotation in the plane spanned by two coordinates axes, which is represented by a matrix of the form
$G(i, j, \theta)=\left[\begin{array}{ccccccc}1 & \cdots & 0 & \cdots & 0 & \cdots & 0 \\ \vdots & \ddots & \vdots & & \vdots & & \vdots \\ 0 & \cdots & c & \cdots & s & \cdots & 0 \\ \vdots & & \vdots & \ddots & \vdots & & \vdots \\ 0 & \cdots & -s & \cdots & c & \cdots & 0 \\ \vdots & & \vdots & & \vdots & \ddots & \vdots \\ 0 & \cdots & 0 & \cdots & 0 & \cdots & 1\end{array}\right]$
where $c=\cos (\theta)$ and $s=\sin (\theta)$. [6]

### 2.4 QRD Using Givens rotations

Givens rotations can be used to perform QR decomposition. The process utilizes a number of cycles of rotations whose function is to null an element in the sub-diagonal of the matrix, forming the $R$ matrix as shown in (2.10). The orthogonal $Q$ matrix, as shown in (2.9), can be obtained by the concatenation of all the Givens rotations [6].

### 2.4.1 Triangularization for QRD

A 3 by 3 input matrix, $A_{1}$, is given in (2.12)

$$
A_{1}=\left[\begin{array}{lll}
a_{11} & a_{12} & a_{13}  \tag{2.12}\\
a_{21} & a_{22} & a_{23} \\
a_{31} & a_{32} & a_{33}
\end{array}\right]
$$

From $A_{1}$, we will determine the matrices $A_{2}$ and $A_{3}$, as well. In order to find a triangular matrix, $R$, three rotations are needed, where one element is set to zero after each rotation. It can for instance be done in the order $(3,1),(2,1)$, and $(3,2)$. For that, three Givens rotation matrices are needed, $G_{1}, G_{2}$, and $G_{3}$, as defined below.

$$
G_{1}=\left[\begin{array}{ccc}
c & 0 & s  \tag{2.13}\\
0 & 1 & 0 \\
-s & 0 & c
\end{array}\right]
$$

$G_{2}=\left[\begin{array}{ccc}c & s & 0 \\ -s & c & 0 \\ 0 & 0 & 1\end{array}\right]$

$$
G_{3}=\left[\begin{array}{ccc}
1 & 0 & 0  \tag{2.15}\\
0 & c & s \\
0 & -s & c
\end{array}\right]
$$

where $c=\cos (\theta)$ and $s=\sin (\theta)$. These values can be calculated as:

$$
\begin{align*}
& c_{1}=\frac{A_{1}(1,1)}{\sqrt{A_{1}(1,1)^{2}+A_{1}(3,1)^{2}}} \\
& s_{1}=\frac{A_{1}(3,1)}{\sqrt{A_{1}(1,1)^{2}+A_{1}(3,1)^{2}}} \tag{2.16}
\end{align*}
$$

$c_{2}=\frac{A_{1}(1,1)}{\sqrt{A_{1}(1,1)^{2}+A_{1}(2,1)^{2}}}$
$s_{2}=\frac{A_{1}(2,1)}{\sqrt{A_{1}(1,1)^{2}+A_{1}(2,1)^{2}}}$
$c_{3}=\frac{A_{1}(2,2)}{\sqrt{A_{1}(2,2)^{2}+A_{1}(3,2)^{2}}}$
$s_{3}=\frac{A_{1}(3,2)}{\sqrt{A_{1}(2,2)^{2}+A_{1}(3,2)^{2}}}$

However, these operations include square-root, square, and division, which is not feasible for hardware implementation.

In (2.19), the matrices $A_{2}$ and $A_{3}$ are determined.

$$
\begin{align*}
& A_{2}=G_{1} \times A_{1} \\
& A_{3}=G_{2} \times A_{2} \tag{2.19}
\end{align*}
$$

Finally, the $Q$ and $R$ matrices can be determined, as shown in (2.20).

$$
\begin{align*}
& Q=G_{1}^{T} \times G_{2}^{T} \times G_{3}^{T}  \tag{2.20}\\
& R=G_{3} \times A_{3}
\end{align*}
$$

### 2.4.2 The inverse matrix for QRD

In (2.21) the inverse of $A$ is derived. For that, the inverse of $R$ is needed, which is a straight forward operation since $R$ is upper triangular. The transpose of $Q$ is basically done with memory operations.

$$
\begin{align*}
& A=Q \times R \\
& A^{-1}=(Q \times R)^{-1} \\
& A^{-1}=Q^{-1} \times R^{-1}  \tag{2.21}\\
& A^{-1}=R^{-1} \times Q^{T}
\end{align*}
$$

### 2.5 Hardware for inverse matrix for QRD

Using formula (2.12) - (2.21), the basic hardware for obtaining the inverse matrix is demonstrated in Fig. 2.1.


Figure 2.1. Basic hardware for obtaining matrix inversion using QRD.

## CHAPTER 3

## 3 Parabolic Synthesis Methodology

### 3.1 Introduction

Parabolic Synthesis is a method based on developing functions that performs approximation of original unary functions in hardware. This method uses parallelism to reduce execution time and employs low complexity operations like shifts, additions, and multiplications that are simple to implement in hardware, thus making hardware implementation faster and simpler than all other existing methodologies [1].

### 3.2 Other Hardware Approximation Methods

The demand of hardware approximation for the implementation of elementary functions is increasing with the passage of time. The goal is to make the implemented hardware fast at the same time limiting the area consumption to a minimum level.

### 3.2.1 Advantage of Hardware over Software

Most hardware uses Unary functions like trigonometric functions, logarithms as well as square root and division functions. These functions are extensively used in applications like robotics, signal processing, communication systems, navigation, fluid physics, etc. The overall performance of the system is dependent on the methods of computing such functions. In many cases, software solutions are not sufficient and a hardware implementation is required [1].

Some popular hardware approximation methods include single lookup table, approximations using polynomials, CORDIC etc.

### 3.2.2 Disadvantage of Look up table

For low precision computations, the simplest and fastest method of implementations of such functions is by using Single look-up table. However, for High-precision computations this method gets inappropriate due to large table size and long execution time [1].

### 3.2.3 Disadvantage of using polynomials

This method is also known as ROM-less system. Implementation using polynomial approximation also has large computational complexities and delays due to extensive use of multiplications and divisions [1].

### 3.2.4 Disadvantage of the CORDIC

The Coordinate Rotation Digital Computer (CORDIC) algorithm is a popular method for the fast computation of unary functions using only simple shift-add operation. Although, this method is faster than a software solution but due to its iterative property it is slow thus improper for high speed applications [1].

### 3.3 Parabolic Synthesis methodology

This is a method for hardware implementation of approximations of unary functions using parallelism and low complexity operations. The method consists of three important steps: Normalization, Processing and Post Processing. Of these three steps, the processing step is the most important part but the other two steps are also necessary in some cases [1] [2].

### 3.3.1 Normalizing

This is the first step of the Parabolic synthesis methodology. The purpose of this step is to limit the numerical range in the interval $0 \leq x<1$ on the $x$-axis and $0 \leq y<1$ on the $y$-axis to facilitate the hardware implementation. The unary function is normalized to either a concave or convex function, known as the original function $f_{\text {org }}(x)$, with starting coordinate of $(0,0)$ and ending coordinate smaller than $(1,1)$ [1] [2].


Figure 3.1. Example of normalized function [1].

### 3.3.2 Developing the Hardware Architecture

For efficient hardware architecture development, this methodology is founded on second order parabolic functions called sub-functions, $s_{n}(x)$, which uses low complexity operations like shifts, additions and multiplications. Multipliers are commonly used due to the ever going scaling down of the semiconductor technologies and fast development of efficient multiplier architecture which has led hardware implementation of multiplication operation efficient in both size and execution time. As shown in (3.1), the original function $f_{\text {org }}(x)$, can be obtained by multiplying the sub-functions and its accuracy depends on the number of sub-functions used [1] [2].

$$
\begin{equation*}
\operatorname{forg}(x)=s_{1}(x) \times s_{2}(x) \times s_{3}(x) \times s_{4}(x) \tag{3.1}
\end{equation*}
$$

A parabolic looking function called the first help-function, $f_{l}(x)$, is obtained by dividing the original function $f_{\text {org }}(x)$, with the first sub-function $s_{l}(x)$.

$$
\begin{equation*}
f_{1}(x)=\frac{\operatorname{forg}(x)}{s_{1}(x)} \tag{3.2}
\end{equation*}
$$

The rest of the functions is generated, as shown on (3.3).

$$
\begin{equation*}
f_{n+1}(x)=\frac{f_{n}(x)}{s_{n+1}(x)} \tag{3.3}
\end{equation*}
$$

### 3.3.3 Methodology for developing sub-functions

Sub-functions are developed by the decomposition of the original function $f_{\text {org }}(x)$ by using second order parabolic functions within the interval $0 \leq x<1.0$ and the sub intervals within the interval [1] [2].

### 3.3.3.1 The first sub-function

The first sub-function $s_{l}(x)$ can be obtained by dividing the original function $f_{\text {org }}(x)$ with $x$ as a first order approximation. The division produces two possible results, one where $f(x)>1$ and one where $f(x)<1$ as shown on Fig. 3.2 [1] [2].


Figure 3.2. Two possible results after dividing an original function with x [1].

The first sub-function $s_{l}(x)$, as shown on equation (3.4), is achieved by multiplying $x$ with the expression $1+\left(c_{l} \cdot(1-x)\right)$ where the coefficient $c_{I}$ is obtained from the limit from the division of the original function with $x$ and subtracted with 1 , according to (3.5) [1] [2].
$s_{1}(x)=x \times\left(1+\left[c_{1} \times(1-x)\right]\right)=x+c_{1} \times\left(x-x^{2}\right)$
$c_{1}=\lim _{x \rightarrow 0} \frac{\operatorname{forg}(x)}{x}-1$

### 3.3.3.2 The second sub-function

The second sub-function $s_{2}(x)$, is chosen as a second order parabolic function as shown in (3.6) [1] [2].
$s_{2}(x)=1+\left[c_{2} \times\left(x-x^{2}\right)\right]$

The coefficient $c_{2}$, is chosen in a such way that it satisfies with the quotient between the first function $f_{l}(x)$ and the second sub-function $s_{2}(x)$ is equal to 1 when $x$ is set to 0.5 , as shown below.
$c_{2}=4 \times\left[f_{1}(0.5)-1\right]$

In this manner the second help-function $f_{2}(x)$, will get a shape of lying $S$ shape as shown in figure (3.3). This help-function can be divided into a pair of parabolic looking shapes where the first interval are from $0 \leq x<0.5$ and second interval from $0.5 \leq x<1.0$ [2].


Figure 3.3 Example of the second help function [2].

For easy hardware implementation, the size of the sub-intervals are chosen as a power of 2 since the normalization of the interval can be performed as a left shift of $x$ where the fractional part is the normalization of the two new intervals and the integer part is the addressing of the coefficients for the intervals [1] [2].

### 3.3.3.3 Sub-functions when $\mathbf{n}>2$

It is beyond the scope of this thesis to evaluate sub-functions for $\mathrm{n}>2$.

### 3.3.4 Hardware Implementation

Two's complement representation is used for the hardware implementation. The implementation is divided into three hardware parts: preprocessing, processing, and postprocessing as shown in Figure 3.4.


Figure 3.4 The hardware architecture of the methodology [1].

### 3.3.4.1 Preprocessing

In this part the input operand $v$ is normalized for the processing part. For a large system the preprocessing part can be reduced or eliminated if the approximation is implemented together with other logic in the preceding block [1].

### 3.3.4.2 Processing

In this part, the approximation of the original function is implemented in either iterative or parallel hardware architecture. The iterative architecture as shown on figure (3.6) has the advantage of small chip area but at the expense of longer computation time [1].


Figure 3.6 The principle of iterative hardware architecture [1].
On the other hand, the parallel hardware architectures as shown for four sub-functions on figure (3.7), give a short critical path and fast computation at the prize of a larger chip area. The throughput can be increased by pipelining.


Figure 3.7 The architecture principle for four sub-functions [1].

### 3.3.4.3 The square Unit

Square components like $x^{2}$ and $x_{n}{ }^{2}$ are reoccurring operations in the sub-functions. The square operation $x_{n}{ }^{2}$ in the parallel hardware architecture is a partial result of $x^{2}$. That is why a unique squarer has been developed [1].


Figure 3.8 Squaring algorithm for the partial product $\mathrm{x}_{\mathrm{n}}{ }^{2}[1]$.

|  |  |  | $\begin{aligned} & \mathrm{x}_{3} \\ & \mathrm{x}_{3} \end{aligned}$ | $\begin{aligned} & \mathrm{x}_{2} \\ & \mathrm{x}_{2} \end{aligned}$ | $\begin{aligned} & \mathrm{x}_{1} \\ & \mathrm{x}_{1} \end{aligned}$ | $\begin{aligned} & \mathrm{x}_{0} \\ & \mathrm{x}_{0} \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | $\mathrm{x}_{0}$ |  |  |
|  |  |  |  | $\begin{array}{r} \mathrm{x}_{1} \\ \mathrm{x}_{1} \mathrm{x}_{0} \\ \hline \end{array}$ | $\mathrm{p}_{1}$ | $\mathrm{p}_{0}$ |  | p |
|  |  | $\begin{array}{r} \mathrm{x}_{2} \\ \mathrm{x}_{2} \mathrm{x}_{1} \\ \hline \end{array}$ | $\begin{array}{r} \mathrm{q}_{3} \\ \mathrm{x}_{2} \mathrm{x}_{0} \\ \hline \end{array}$ | $\mathrm{q}_{2}$ | $\mathrm{q}_{1}$ | $\mathrm{q}_{0}$ |  | q |
| $\mathrm{X}_{3}$ | $\mathrm{r}_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | r | r |



Figure 3.9 Simplified squaring algorithm for the partial product $\mathrm{X}_{\mathrm{n}}{ }^{2}$ [1].

Vector $p$ :
$p_{0}=x_{0} x_{0}=x_{0}$
The result of component $p_{I}$ is equal to 0 as the result of $p_{0}$ does not contribute anything to $p_{l}$.
Vector $q$ :
$q_{l}=p_{1} \cdot 2^{I}+x_{1} x_{0} \cdot 2^{I}+x_{0} x_{l} \cdot 2^{I}=p_{1} \cdot 2^{I}+x_{1} x_{0} \cdot 2^{2}=p_{1} \cdot 2^{I}$
$q_{2}=x_{l} x_{0} \cdot 2^{2}+x_{l} x_{1} \cdot 2^{2}=x_{l} \cdot 2^{2}+x_{l} x_{0} \cdot 2^{2}$
Vector $r$ :
$r_{2}=q_{2} \cdot 2^{2}+x_{2} x_{0} \cdot 2^{2}+x_{0} x_{2} \cdot 2^{2}=q_{2} \cdot 2^{2}+x_{2} x_{0} \cdot 2^{3}=q_{2} \cdot 2^{2}$
$r_{3}=q_{3} \cdot 2^{3}+x_{2} x_{1} \cdot 2^{3}+x_{1} x_{2} \cdot 2^{3}+x_{2} x_{0} \cdot 2^{3}=q_{3} \cdot 2^{3}+x_{2} x_{1} \cdot 2^{4}+x_{2} x_{0} \cdot 2^{3}=q_{3} \cdot 2^{3}+x_{2} x_{0} \cdot 2^{3}$
$r_{4}=x_{2} x_{1} \cdot 2^{4}+x_{2} x_{2} \cdot 2^{4}=x_{2} \cdot 2^{4}+x_{2} x_{1} \cdot 2^{4}$
Vector $s$ :
$s_{3}=r_{3} \cdot 2^{3}+x_{3} x_{0} \cdot 2^{3}+x_{0} x_{3} .2^{3}=r_{3} \cdot 2^{3}+x_{3} x_{0} \cdot 2^{4}=r_{3} \cdot 2^{3}$
$s_{4}=r_{4} \cdot 2^{4}+x_{3} x_{0} \cdot 2^{4}+x_{3} x_{1} \cdot 2^{4}+x_{1} x_{3} \cdot 2^{4}=r_{4} \cdot 2^{4}+x_{3} x_{0} \cdot 2^{4}+x_{3} x_{1} \cdot 2^{5}=r_{3} \cdot 2^{3}+x_{3} x_{0} \cdot 2^{4}$
$s_{5}=r_{5} \cdot 2^{5}+x_{3} x_{1} \cdot 2^{5}+x_{3} x_{2} \cdot 2^{5}+x_{2} x_{3} \cdot 2^{5}=r_{5} \cdot 2^{5}+x_{3} x_{1} \cdot 2^{5}+x_{3} x_{2} \cdot 2^{6}=r_{5} \cdot 2^{5}+x_{3} x_{1} \cdot 2^{5}$
$s_{6}=x_{3} x_{2} \cdot 2^{6}+x_{3} x_{3} \cdot 2^{6}=x_{3} \cdot 2^{6}+x_{3} x_{2} \cdot 2^{6}$
The value of component $s_{7}$ in the $s$ vector is a possible carry from the $s_{6}$ component. The result of square $x, x^{2}$ is in the $s$ vector and the partial products of the square are found for $x_{3}{ }^{2}$ in $r$ vector and in $q$ for $x_{4}{ }^{2}$ [1].

### 3.3.5 Postprocessing

The main motivation for the part is to transform the output to a feasible form for the proceeding parts in the system.

## CHAPTER 4

## 4 Parabolic Architecture development for Trigonometric functions

### 4.1 Design Methodology

From chapter 3, we have seen that parabolic architecture uses parallelism to reduce the execution time and employs low complexity operations thus making hardware implementation faster and simpler than all other existing methodologies.

The first step of developing the architecture is to define the specifications and the requirements. The second step is to develop the behavioral descriptions using a hardware description language like VHDL, which will lead to the development of register transfer level (RTL) model. The RTL model is simulated using a testbench for verification of the defined logic and for finding possible errors. After successful simulation, the design is synthesized for either a FPGA or an ASIC. The synthesis converts the RTL model into a design implementation in terms of logic gates. These logic gates are further simulated for the actual implementation of the architecture in hardware and the process is known as post-synthesis simulation. On the success of the simulation, the layout is sent for fabrication. The top down design methodology is shown on figure 4.1.


Figure 4.1 Top down design Methodology [7].

### 4.2 The sub-functions

Based on the concepts on chapter 3, the sub-functions, which lead to the approximated sine and cosine functions are shown in (4.1) and (4.2) respectively. The angle $\theta_{f}$ is the normalized fractional part of $v$. It can be noted that it is only $s_{1}$ that differs for the sine and cosine functions.
$s_{1}\left(\theta_{f}\right)=\theta_{f}+c_{1} \times\left(\theta_{f}-\theta_{f}^{2}\right)$
$s_{2}\left(\theta_{f}\right)=1+c_{2} \times\left(\theta_{f}-\theta_{f}^{2}\right)$
$\sin \left(\theta_{f}\right) \approx s_{1}\left(\theta_{f}\right) \times s_{2}\left(\theta_{f}\right)$
$s_{1}\left(\theta_{f}\right)=1-\theta_{f}+c_{1} \times\left(\theta_{f}-\theta_{f}^{2}\right)$
$s_{2}\left(\theta_{f}\right)=1+c_{2} \times\left(\theta_{f}-\theta_{f}^{2}\right)$
$\cos \left(\theta_{f}\right) \approx s_{1}\left(\theta_{f}\right) \times s_{2}\left(\theta_{f}\right)$

Where $c_{1}$ and $c_{2}$ are the coefficients.
The optimal 7-bit coefficients are shown in (4.3). For obtaining parallelism in the architecture, $c_{1}$ and $c_{2}$ are multiplied at the same time. Figure 4.2 shows the basic Parabolic Synthesis architecture.
$c_{1}=0.5703125=0.1001001_{2}$
$c_{2}=0.4062500=0.0110100_{2}$


Figure 4.2 The first parabolic synthesis architecture

### 4.3 Angle transformation

The architecture shown in figure 4.2 is only valid for angles in the first quadrant. The other three quadrants must also be covered, which is done by transforming normalized angles larger than " 1 " to the first quadrant. Figure 4.3 illustrates the methodology. In figure 4.3a, the original angles are shown. These are normalized to Figure 4.3b, with a factor $2 / \pi$, e.g. the angle $v=\pi / 6$ is transformed to the normalized angle $\theta_{f}=1 / 3$. The equations for the normalization are shown below.
$v=\pi-\frac{\pi}{6}$
norm $=\frac{2}{\pi} \times v=\frac{2}{\pi} \times\left(\pi-\frac{\pi}{6}\right)=01 \frac{2}{3}$
frac $=\frac{2}{3}$
$\theta_{f}=1-f r a c=\frac{1}{3}$

All the normalized angles in the first quadrant are less than " 1 ". Figure 4.3 b shows the integer part of the angle $\theta$. The integer part, $\theta_{1} \theta_{0}$, will thus show which quadrant the angle is in, i.e. quadrant $1,2,3$ or 4 and is represented by $0,1,2,3$ respectively in binary representation. That is useful in the selection of the angle when transforming to the first quadrant, as shown in figure 4.3 c for the sine functions. This can be illustrated with the example in (4.4) - (4.7).


Figure 4.3 Transforming angles from quadrant 2-4 to quadrant 1.

An angle $v=\pi-\pi / 6$ (4.4) in the second quadrant corresponds to the angle $v=\pi / 6$ in the first quadrant. After normalization the angles will correspond to $5 / 3$ and $1 / 3$, where the first angel is larger than one (4.5). The idea is now to transform $5 / 3$, in the second quadrant to $\theta_{f}=1 / 3$ in the first quadrant. The integer part, $\theta_{1} \theta_{0}=01$, in (4.5) is taken away to get (4.6). Finally, the angle $\theta_{f}=1 / 3$ is transformed to the first quadrant (4.6). However, the integer part is not thrown away. It will be used to select the quadrant for the initial angle and for two's complement conversion at the output. Figure 4.3d shows the transformation of the cosine functions in the four quadrants. All cosine functions are transformed to sine functions since the architecture is designed for sine functions.

Table I shows when the input transformations are needed. To select that, the integer value $\theta_{0}$ is used. This is solved by using two MUXes.

Table I. Input transformations

|  | Quadrant 1 | Quadrant 2 | Quadrant 3 | Quadrant 4 |
| :--- | :--- | :--- | :--- | :--- |
| Sine | $\theta_{f}$ | $1-\theta_{f}$ | $\theta_{f}$ | $1-\theta_{f}$ |
| Cosine | $1-\theta_{f}$ | $\theta_{f}$ | $1-\theta_{f}$ | $\theta_{f}$ |

Since all calculations are done in the first quadrant, the output has to be transformed back again. As an example, if we compute $\cos (v)$ for the $2^{\text {nd }}$ quadrant angle $\pi-\pi / 3$, we get the value -0.5 . However, the cosine value is determined in the $1^{\text {st }}$ quadrant with the angle $\pi / 3$, which gives the value 0.5 . To correct that, a two's complement conversion is needed. Table II shows when the two's complement conversion is needed. To select that, the integer values $\theta_{1}$ and $\theta_{0}$ are used.

Table II. Output transformations

|  | Quadrant 1 | Quadrant 2 | Quadrant 3 | Quadrant 4 |
| :--- | :--- | :--- | :--- | :--- |
| Sine | + | + | - | - |
| Cosine | + | - | - | + |

Figure 4.4 shows the updated architecture capable of transforming the angles.


Figure 4.4 The second parabolic architecture

### 4.4 Simplifications

Figure 4.4 is further improved by optimizing some of the components.

### 4.4.1 The MCM unit

The design can be improved by optimizing two multipliers. The multipliers can be exchanged with three adders and some shifts as shown in Figure 4.5. The technique is called Multiple Constant Multiplication (MCM). There is one input, $\theta_{f}-\theta_{f}{ }^{2}$, two outputs $c_{l}\left(\theta_{f}-\theta_{f}{ }^{2}\right)$ and $c_{2}\left(\theta_{f}-\theta_{f}{ }^{2}\right)$ in both figures. In the VHDLcode, we thus eliminated expressions like " $A x B^{\prime}$ " for these two multipliers.


Figure 4.5 Architecture for Multiple Constant Multiplication (MCM)

### 4.4.1.1 Example

If we use a fractional positive (it cannot be negative) input value for the left part in figure 4.5 we get:
$\theta_{f}-\theta_{f}^{2}=1 / 7=>001001001101$


In (4.8) we then get the result for the left part of the architecture in figure 4.5
$c_{2}\left(\theta_{f}-\theta_{f}^{2}\right)=\left(\theta_{f}-\theta_{f}^{2}\right) / 4+\left(\theta_{f}-\theta_{f}^{2}\right) / 32+\left(\theta_{f}-\theta_{f}^{2}\right) / 8$

### 4.4.2 Eliminating an adder

Adding a " 1 " to $c_{2}\left(\theta_{f}-\theta_{\mathrm{f}}{ }^{2}\right)$ can be simplified. Since $c_{2}$ is positive, $c_{2}\left(\theta_{f}-\theta_{f}{ }^{2}\right)$ will never be larger than "1", i.e. $c_{2}\left(\theta_{f}-\theta_{f}{ }^{2}\right)<1$. The fractional part can thus be merged to the "1" directly with the wiring as shown in figure 4.6.


Figure 4.6 The fractional bus with an added integer " 1 "

### 4.4.3 Two's complement conversion

Figure 4.7 shows an architecture for two's complement conversion. The architecture uses half adders (HAs) and XOR gates. A control signal $\theta_{1}$ or $\theta_{1}$ XOR $\theta_{0}$ is used to select when the conversion is to be done.


Figure 4.7 Two's complement conversion

### 4.4.4 Squarer

Instead of using a multiplier for the squaring, a simplified version can be used as shown in figure 4.8 .

|  |  |  |  | $x 5$ | $x 4$ | $x 3$ | $x 2$ | $x 1$ | $x 0$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $x 5$ | $x 4$ | $x 3$ | $x 2$ | $x 1$ | $x 0$ |
| $x 5 x 4$ | $x 5 x 3$ | $x 5 x 2$ | $x 5 x 1$ | $x 5 x 0$ | $x 4 x 0$ | $x 3 x 0$ | $x 2 x 0$ | $x 1 x 0$ | 0 |
| $x 5$ |  | $x 4 x 3$ | $x 4 x 2$ | $x 4 x 1$ | $x 3 x 1$ | $x 2 x 1$ |  | $x 1$ |  |
|  | $x 4$ | $x 3 x 2$ | $x 3 x 2^{\prime}$ |  | $x 2$ |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |

Figure 4.8 A 6-bit squarer

### 4.5 Final architecture

The final architecture with all the simplifications is shown in figure 4.9. The architecture contains:

- Two multipliers,
- One squarer,
- Seven adders,
- Two two's conversion converter, and
- Four MUXes.


Figure 4.9 The final architecture.
The critical path goes through:

- One squarer
- Four adders
- One multiplier
- One two's conversion converter
- One MUX


### 4.6 Wordlengths

Figure 4.10 shows the needed internal bits to reach a 9-bit accuracy at the output.


Figure 4.10 Internal wordlengths

### 4.7 Hardware for matrix inversion using QRD by Parabolic synthesis

Figure 4.11 shows the proposed hardware for doing matrix inversion using QRD. Due to time limitation the parabolic hardware could not be integrated with the QRD hardware.


Figure 4.11. Proposed hardware for matrix inversion using QRD.

## CHAPTER 5

## 5 Synthesis

### 5.1 Synthesis

Synthesis is a process by which conceptual description of the logic functions needed for the desired circuit behavior (typically register transfer level (RTL)) is turned into a design implementation in terms of logic gates [8].

The flow chart of the synthesis is:


Figure 5.1 Flow chart of synthesis process [8].

### 5.2 Types of Synthesis

For the thesis work two types of synthesis have been performed. One targeted towards Virtex 2 pro FPGA using Xilinx ISE design suit and the other have been performed for an ASIC implementation using Synopsis Design Vision tool in STM 65nm technology. As mentioned in the previous chapter,
the Hardware Description Language (HDL) has been used for the design implementation. Some of the advantages of HDL for synthesis include:

1) Decrease in design time by permitting a high-level design specification,
2) Reduced errors for manual translation from HDL to schematic design,
3) Increased optimization and efficiency due to the utilization of the automation techniques used by the synthesis tool (such as, automatic I/O insertion and machine encoding styles) during the optimization to the original HDL code.

### 5.3 Synthesis for FPGA

The design has been synthesized on Xilinx ISE Design suit for Virtex 2 pro FPGA using VHDL for a speed grade of -7 . The RTL schematic from the synthesis is shown in fig. 5.2.


Figure 5.2 RTL Schematic obtained from synthesis on Virtex 2 pro FPGA.

The RTL schematic is shown in fig. 5.3.


Figure 5.3 MCM block Schematic obtained from synthesis on Virtex 2 pro FPGA.

The technology schematic for the overall design is shown in fig. 5.4


Figure 5.4 Technology Schematic obtained from synthesis on Virtex2pro FPGA.

### 5.3.1 Synthesis Report from FPGA

The critical path includes the squarer, one subtractor, one multiplier, one two's complement unit, one multiplexer and the MCM unit. The critical path time is 20.496 ns so the maximum clock frequency that is achievable is $(1 / 20.496)=48 \mathrm{MHz}$. The individual delay of each component in the critical path is shown in Appendix 1, Table VIII.

Detailed synthesis reports containing the macro statistics, cell usage and device utilization are shown in Appendix 1, Table IX, X and XI respectively.

### 5.4 Synthesis for ASIC

The design has been synthesized towards an ASIC implementation on a 65 nm technology using Synopsis Design Vision tool. Two constraints, area and speed, were emphasized on this synthesis. As a result, the design has been synthesized for both high speed and for minimum area. The scripts used for these two types of synthesis are shown on appendix 1, Table I.

### 5.4.1 Minimum Area Synthesis

While doing synthesis for minimum area, we have set the clock period to a very high value and set the maximum area to zero.

The constraints that were set for minimum area are:
i) Area, and
ii) Clock uncertainty time.

### 5.4.2 High Speed Synthesis

While synthesizing for high speed we have set the clock constraint to such a value so that we do not get any negative slack and no parameter for the area constraint.

The constraints that were set for High Speed are:
i) Clock speed, and
ii) Clock uncertainty time.

### 5.4.3 Results from ASIC Synthesis

The results obtained from the Synopsis Design Vision synthesis report are as follows:

### 5.4.3.1 Area

The total area of the design is 450893 of which 2893 is the combinational area and the remaining 448000 is the sequential area consisting of the I/O pads and the input and output registers used for determining the critical path. The individual component area is shown in Appendix 1, Table IV.

### 5.4.3.2 Implemented arithmetic blocks

The synthesis tool used the two libraries 'IO65LPHVT_SF_1V8_50A_7M4X0Y2Z' and 'CORE65LPHVT' for the implementation of the arithmetic blocks. The details of each implemented blocks are shown in Appendix 1, Table V.

### 5.4.3.3 Timing

The critical path includes one squarer, one subtractor, one adder, one multiplier, one two's complement unit, one multiplexer and the MCM unit. The critical path time is 11.33 ns so the maximum clock frequency that is achievable is $(1 / 11.33)=88 \mathrm{MHz}$. The individual delay of each component in the critical path is shown in Appendix 1, Table III.

### 5.4.3.4 Power

From synthesis we obtained the dynamic power to be 0.0794 mW of which $54.71 \%$ is net switching power and $45.27 \%$ is cell internal power.

For obtaining a more accurate power report, the design has been simulated in Prime Time tool. The Script and the detailed report are shown in Appendix 1, Table VII.


Figure 5.5 The parabolic architecture with I/O pads from Design Vision.


Figure 5.6 Parabolic architecture from Design vision.


Figure 5.7 Parabolic architecture from Primetime


Figure 5.8 Schematic view of the Matrix Inversion from Design Vision

## CHAPTER 6

## 6 Results and Conclusion

The aim of the thesis was to develop hardware for the generation of three trigonometric functions (+sine, -sine and +cosine) using the novel approximation methodology, which is based on Parabolic synthesis, for the use in Givens rotations for implementing matrix inversion using QR decomposition. Separate hardware for parabolic synthesis and matrix inversion using QRD is implemented. However, due to time limitation, the two modules could not be integrated. Although, a hardware solution had been presented at the end.

## CHAPTER 7

## 7 Future Work

The matrix inversion unit only works for a fixed set of matrix. Furthermore, the division unit is limited to 4 bits.

In future, square root implementation could lead to matrix inversion for any set of values. The division logic can be scaled down at the beginning and again scaled up at the end to allow the usage of larger bits.

## Reference

[1] http://www.eit.lth.se/fileadmin/eit/docs/Licentiate/lic_14.5_mac.pdf
[2] Erik Hertz and Peter Nilsson, "A Methodology for Parabolic Synthesis", a book chapter in VLSI, InTech, ISBN 978-3-902613-50-9, pp. 199-220, Vienna, Austria, September 2009.
[3] http://en.wikipedia.org/wiki/Invertible_matrix
[4] http://www.purplemath.com/modules/mtrxinvr.htm
[5] http://en.wikipedia.org/wiki/QR_decomposition
[6] http://en.wikipedia.org/wiki/Givens_rotation
[7] http://www.eit.lth.se/index.php?id=241\&ciuid=475\&coursepage=2602\&L=1
[8] http://www.eit.lth.se/fileadmin/eit/courses/etin01/slides/Synthesis.pdf
[9] P.T.P. Tang (1991), "Table-lookup algorithms for elementary functions and their error analysis," Proc. of the 10th IEEE Symposium on Computer Arithmetic, pp. 232-236, ISBN: 0-8186-9151-4, Grenoble, France, June 1991
[10] J.-M. Muller (2006), Elementary Functions: Algorithm Implementation, second ed. Birkhauser, ISBN 0-8176-4372-9, Birkhauser Boston, c/o Springer Science+Business Media Inc., 233 Spring Street, New York, NY 10013, USA
[11] Erik Hertz and Peter Nilsson, "Parabolic Synthesis Methodology Implemented on the Sine Function", in Proceedings of the 2009 International Symposium on Circuits and Systems (ISCAS'09), Taipei, Taiwan, May 24-27, 2009.
[12] Lei Wang, Hardware Implementation of Parabolic Synthesis Methodology for the Sine and Cosine Functions, Master's thesis, Lund University 2009.

## Appendix 1: For Synthesis

Table I: Synthesis Scripts for ASIC


```
{/home/piraten/sx08nc4/Desktop/New_Parabolic/vhdl/para_generics_pack.vhd}
analyze -library WORK -format vhdl
{/home/piraten/sx08nc4/Desktop/New_Parabolic/vhdl/adder_block_pack1.vhd}
analyze -library WORK -format vhdl
{/home/piraten/sx08nc4/Desktop/New_Parabolic/vhdl/adder_block_pack2.vhd}
analyze -library WORK -format vhdl
{/home/piraten/sx08nc4/Desktop/New_Parabolic/vhdl/subtractor_block_pack1.vhd}
analyze -library WORK -format vhdl
{/home/piraten/sx08nc4/Desktop/New_Parabolic/vhdl/subtractor_block_pack2.vhd}
analyze -library WORK -format vhdl
{/home/piraten/sx08nc4/Desktop/New_Parabolic/vhdl/mcm_pack.vhd}
analyze -library WORK -format vhdl
{/home/piraten/sx08nc4/Desktop/New_Parabolic/vhdl/mult_block_pack.vhd}
analyze -library WORK -format vhdl
{/home/piraten/sx08nc4/Desktop/New_Parabolic/vhdl/mux2by1_pack1.vhd}
analyze -library WORK -format vhdl
{/home/piraten/sx08nc4/Desktop/New_Parabolic/vhdl/mux2by1_pack2.vhd}
analyze -library WORK -format vhdl
{/home/piraten/sx08nc4/Desktop/New_Parabolic/vhdl/mux2by1_pack3.vhd}
analyze -library WORK -format vhdl
{/home/piraten/sx08nc4/Desktop/New_Parabolic/vhdl/mux2by1_pack4.vhd}
analyze -library WORK -format vhdl
{/home/piraten/sx08nc4/Desktop/New_Parabolic/vhdl/squarrer_block_pack.vhd}
analyze -library WORK -format vhdl
{/home/piraten/sx08nc4/Desktop/New_Parabolic/vhdl/twos_comp_pack.vhd}
analyze -library WORK -format vhdl
{/home/piraten/sx08nc4/Desktop/New_Parabolic/vhdl/XOR_block_pack.vhd}
analyze -library WORK -format vhdl
{/home/piraten/sx08nc4/Desktop/New_Parabolic/vhdl/parabolic_senthesis.vhd}
analyze -library WORK -format vhdl
{/home/piraten/sx08nc4/Desktop/New_Parabolic/vhdl/top_parabolic_senthesis1.vhd}
elaborate top_parabolic_senthesis -lib WORK -arch structural
set_max_area 0
compile -map_effort high
report_constraint -all_violators
change_names -rules verilog -hierarchy
write -format verilog -hierarchy -output netlists/par_min.v
write_sdf ./netlists/par_min.sdf
write_sdc ./netlists/par_min.sdc
```

Table II: Area Hierarchy of the design(ASIC)


| pad_cos_v_1 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z } \\ & 4480.000000 \end{aligned}$ |
| :---: | :---: |
| pad_cos_v_2 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \underset{\text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z }}{4480.000000} \end{aligned}$ |
| pad_cos_v_3 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \underset{\text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z }}{4480.000000} 5 . \end{aligned}$ |
| pad_cos_v_4 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \underset{\text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z }}{4480.000000} \end{aligned}$ |
| pad_cos_v_5 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z }_{4480.000000} \end{aligned}$ |
| pad_cos_v_6 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z }_{4480.000000} \end{aligned}$ |
| pad_cos_v_7 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z } \\ & 4480-.000000 \end{aligned}$ |
| pad_cos_v_8 | $\begin{aligned} \text { BD2SCARUDQP_1V8_SF_LIN } \\ \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z } \\ 4480.000000 \end{aligned}$ |
| pad_cos_v_9 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & - \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z }_{4480.000000} \end{aligned}$ |
| pad_cos_v_10 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y22 }_{4480.000000} \end{aligned}$ |
| pad_cos_v_11 |  |
| pad_sin_1_0 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z }_{4480.000000} \end{aligned}$ |
| pad_sin_1_1 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z }_{4480.000000} \end{aligned}$ |
| pad_sin_1_2 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y22 }_{4480.000000} \end{aligned}$ |
| pad_sin_1_3 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z }_{4480.000000} \end{aligned}$ |


| pad_sin_1_4 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \quad \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z } \\ & 4480.000000 \end{aligned}$ |
| :---: | :---: |
| pad_sin_1_5 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z } \\ & 4480.000000 \end{aligned}$ |
| pad_sin_1_6 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z }_{4480.000000} \end{aligned}$ |
| pad_sin_1_7 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y22 } \\ & 4480-000000 \end{aligned}$ |
| pad_sin_1_8 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z } \\ & 4480.000000 \end{aligned}$ |
| pad_sin_1_9 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \underset{\text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z }}{4480.000000} \end{aligned}$ |
| pad_sin_1_10 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z } \\ & 4480.000000 \end{aligned}$ |
| pad_sin_1_11 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z } \\ & 4480.000000 \end{aligned}$ |
| pad_sin_2_0 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \quad \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z } \\ & 4480.000000 \end{aligned}$ |
| pad_sin_2_1 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z }_{4480.000000} \end{aligned}$ |
| pad_sin_2_2 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \quad \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z } \\ & 4480.000000 \end{aligned}$ |
| pad_sin_2_3 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z }_{4480.000000} \end{aligned}$ |
| pad_sin_2_4 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \quad \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z } \\ & 4480.000000 \end{aligned}$ |
| pad_sin_2_5 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z } \\ & 4480.000000 \end{aligned}$ |
| pad_sin_2_6 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z }_{4480.000000} \end{aligned}$ |
| pad_sin_2 ${ }^{7}$ | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z } \\ & 4480.000000 \end{aligned}$ |


| pad_sin_2_8 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z } \\ & 4480.000000 \end{aligned}$ |
| :---: | :---: |
| pad_sin_2_9 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z } \\ & 4480.000000 \end{aligned}$ |
| pad_sin_2_10 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & \quad \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z } \\ & 4480.000000 \end{aligned}$ |
| pad_sin_2_11 | $\begin{aligned} & \text { BD2SCARUDQP_1V8_SF_LIN } \\ & - \text { IO65LPHVT_SF_1V8_50A_7M4X0Y2Z } \end{aligned}$ |
| parabolic_top | parabolic_senthesis d, $n$ <br>  226893.799918 <br> h, $n$  |
| Total 51 cells | 450893.799918 |

Table III: Components in the critical path with individual delays (ASIC)

| Sperating Conditions: nom_1.00V_1.80V_25C |
| :--- |
| Nire Load Model Mode: top |


| Startpoint: theta_f_in_pad[0] |
| :--- |
| (input port) |

Endpoint: sin_2_pad[11]
(output port)
(none)
Path Group:
Path Type: max
Point



Table IV: Area Report (ASIC)

| Number of ports: | 50 |
| :--- | :---: |
| Number of nets: | 102 |
| Number of cells: | 51 |
| Number of references: | 2 |
| Combinational area: | 2893.799918 |
| Noncombinational area: | 448000.000000 |
| Net Interconnect area: | undefined (No wire load specified) |
|  |  |
| Total cell area: | 450893.799918 |

Table V: Implemented Arithmetic blocks (ASIC)

| top_parabolic_senthesis |  |
| :---: | :---: |
| BD2SCARUDQP_1V8_SF_LIN | IO65LPHVT_SF_1V8_50A |
| parabolic_senthesis |  |
| BD2SCARUDQP_1V8_SF_LIN | IO65LPHVT_SF_1V8_ ${ }^{50 \mathrm{~A}}$ - |
| HS65_LH_IVX2 | CORE65LPHVT |
| XOR_block |  |
| HS65_LHS_XOR2X3 | CORE65LPHVT |
| adder_block_one_I1_adder_one9_I2_adder_one12_0_adder_one12 <br> adder_block_one_I1_adder_one9_I2_adder_one12_0_adder_one12_DW01_add_0 |  |
| HS 65 LHS $\mathrm{X} 0 \mathrm{R} 2 \times \overline{6}$ - - _ - - - - | CORE65LPHVT |
| HS65_LHS_XOR3X2 | CORE65LPHVT |
| HS65_LH_AND2X4 | CORE65LPHVT |
| HS65_LH_FA1X4 | CORE65LPHVT |
| adder_block_two_I1_adder_two9_I2_adder_two12_0_adder_two12 adder_block_two_I1_adder_two9_I2_adder_two12_0_adder_two12_DW01_add_0 |  |
| HS65_LHS_XOR2X6 | CORE65LPHVT |
| HS65_LHS_XOR3X2 | CORE65LPHVT |
| HS65_LH_AND2X4 | CORE65LPHVT |
| HS65_LH_FA1X4 | CORE65LPHVT |
| mem_block |  |
| -HS65_LHS_XNOR2X3 | CORE65LPHVT |
| H565_LHS_XOR2X3 | CORE65LPHVT |
| HS65_LHS_XOR3X2 | CORE65LPHVT |
| HS65_LH_ĀOI12X2 | CORE65LPHVT |
| HS65_LH_AOI32X3 | CORE65LPHVT |
| HS65_LH_IVX2 | CORE65LPHVT |
| HS65_LH_NAND2X2 | CORE65LPHVT |
| HS65_LH_NOR2AX3 | CORE65LPHVT |
| H565_LH_OA12X4 | CORE65LPHVT |
| HS65_LH_OAI12X2 | CORE65LPHVT |
| HS65_LH_OR2X4 | CORE65LPHVT |
| HS65_LH_PAO2X4 | CORE65LPHVT |
| HS65_LH_PAOI2X1 | CORE65LPHVT |
| mcm_ ${ }^{\text {block_DW01_add_2 }}$ |  |
| -HS65_LHS_XOR2X $\overline{6}$ | CORE65LPHVT |
| HS65_LH_AO12X9 | CORE65LPHVT |
| HS65_LH_FA1X4 | CORE65LPHVT |
| H565_LH_OA112X9 | CORE65LPHVT |
| HS65_LH_PAO2X9 | CORE65LPHVT |
| mult_block_İ mult12_I2 mult12_0 mult12 0 |  |
| mult_block_I1 mult12_I2_mult12_0_mult12_0_DW_mult_tc_1_0 HS65 LHS XOR2X6 | CORE65LPHVT |
| HS65_LHS_XOR3X2 | CORE65LPHVT |
| HS65_LH_FA1X4 | CORE65LPHVT |
| HS65_LH_HA1X4 | CORE65LPHVT |
| HS65_LH_IVX9 | CORE65LPHVT |
| HS65_LH_NAND2AX7 | CORE65LPHVT |
| HS65_LH_NAND2X7 | CORE65LPHVT |
| HS65_LH_NOR2X6 | CORE65LPHVT |
| mult_block_İ_mult12_I2 mult12_0 mult12 ${ }^{1}$ |  |
| mult_block_I1 mult12_I2_mult12_O_mult12_1_DW_mult_tc_1_0 | CORE65LPHVT |
| HS65_LHS_XOR3X2 | CORE65LPHVT |
| HS65_LH_FA1X4 | CORE65LPHVT |
| HS65_LH_HA1X4 | CORE65LPHVT |
| HS65_LH_IVX9 | CORE65LPHVT |
| HS65_LH_NAND2X7 | CORE65LPHVT |
| HS65_LH_NOR2X6 | CORE65LPHVT |
| mux2by1_1_I1_mux112_I2_mux111_0_mux112 |  |
| HS65_ $\overline{L H}_{-} \bar{M} U \times 21 \times 4{ }^{-}$- - | CORE65LPHVT |
| mux2by1_2_I1_mux212_I2_mux211_0_mux212 |  |
| HS65_LH_MUX21X4 | CORE65LPHVT |

```
mux2by1_3_I1_mux312_I2_mux312_O_mux312_0
    HS65 LH MUX21X4- CORE65LPHVT
mux2by1_\overline{3_IT_mux312_I2_mux312_0_mux312_1}
    HS65_LH_MUX21X4
    squarrrer_block_I_square\̄11_0_square11_DW_mult_tc_1_0 r
        HS65_LHS_XOR2X6 CORE65LPHVT
        HS65 LHS XOR3X2 CORE65LPHVT
        HS65_LH_#ND2X4 - CORE65LPHVT
        HS65_LH_AND2X4 CORE65LPHVT
        HS65_LH_HA1X4 CORE65LPHVT
        HS65_LH_IVX9
            HS65_LH_NOR2X6
subtractor_block_one_I1_subt_one11_I2_subt_one11_O_subt_one10
        subtractor_block_one_I1_subt_one11_I2_subt_one11_0_subt_one10_DW01_sub_0
            HS65_L\overline{HS_XNOR}2\textrm{X6}}\mp@subsup{\mp@code{-}}{~}{-
            HS65_LHS_XNOR3X2 CORE65LPHVT
            HS65_LH_\overline{FA1X4 CORE65LPHVT}
            HS65_LH_IVX9 CORE65LPHVT
            HS65_LH_OR2X9
subtractor_block_two_I1_subt_two11_O_subt_two12
    HS65_L\overline{HS_XNOR2X3--_ CORE65LPHVT}
    HS65_LHS_XOR2X3 CORE65LPHVT
    HS65_LH_
    HS65_LH_IVX2
    HS65_LH_NAND2X2
    HS65_LH_NOR2X2
    HS65_LH_OAI12X2
twos_comp_I_twos12_0
    HS65_LHS_XNOR2\overline{X}3 CORE65LPHVT
    HS65 LHS XOR2X3
    HS65_LH_IVX2
    HS65_LH_NAND2AX4
    HS65_LH_NAND2X2 CORE65LPHVT
    HS65_LH_NOR2AX3
    HS65_LH_NOR2X2
    HS65_LH_NOR3X1
    HS65_LH_NOR4ABX2
    HS65_LH_OA12X4
    HS65_LH_OAI12X2
twos_comp_I_twos12_1
    HS65_L_\\_XNOR2\overline{X}3}\mathrm{ CORE65LPHVT
    HS65_LHS_XOR2X3 CORE65LPHVT
    HS65_LH_TVVX2
    HS65_LH_NAND2AX4
    HS65_LH_NAND2X2
    HS65_LH_NOR2AX3
    HS65_-LH_NOR2X2
    HS65_LH_NOR3X1
    HS65_LH_NOR4ABX2
    HS65_LH_OA12X4
    HS65__LH_OAI12X2
CORE65LPHVT
CORE65LPHVT
CORE65LPHVT
CORE65LPHVT
CORE65LPHVT
CORE65LPHVT
    HS65 LH IVX2
CORE65LPHVT
    HS65 LH NAND2AX4 CORE65LPHVT
CORE65LPHVT
CORE65LPHVT
CORE65LPHVT
CORE65LPHVT
CORE65LPHVT
CORE65LPHVT
CORE65LPHVT
CORE65LPHVT
CORE65LPHVT
CORE65LPHVT
CORE65LPHVT
CORE65LPHVT
CORE65LPHVT
CORE65LPHVT
CORE65LPHVT
CORE65LPHVT
```

Table VI: Prime Time Script
start_gui
remove_design -all set power_enable_analysis true
set search_path "\$env(STM065_DIR)/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_7.0/libs \}
\$env(STM065_DIR)/CORE65LPHVT_5.1/libs \}
\$env(STM065_DIR)/CORE65LPSVT_5.1/libs \}
\$search_path"
set link_library "* IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_nom_1.00V_1.80V_25C.db \} CORE65LPHVT_nom_1.20V_25C.db CORE65LPSVT_nom_1.20V_25C.db"
set target_library "IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_nom_1.00V_1.80V_25C.db \} CORE65LPHVT_nom_1.20V_25C.db CORE65LPSVT_nom_1.20V_25C.db "

Table VII: Power analysis obtained from Prime Time

| Synthesized <br> Area | Synthesized Time 5ns |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Net switching power | Cell Internal power | Cell Leakage <br> power | Total <br> Power |
| None (High Speed) | $8.95 \mathrm{e}-5$ | $1.0 \mathrm{e}-4$ | $4.61 \mathrm{e}-8$ | $1.9 \mathrm{e}-4$ |
| 0 (Minimum Area) | $9.42 \mathrm{e}-5$ | $1.0 \mathrm{e}-4$ | $4.22 \mathrm{e}-8$ | $1.95 \mathrm{e}-4$ |
| 8592 | $8.20 \mathrm{e}-5$ | $9.4 \mathrm{e}-5$ | $4.07 \mathrm{e}-8$ | $1.72 \mathrm{e}-4$ |

Table VIII: Timing report from FPGA


Table IX: Macro Statistics report from FPGA

| \# Multipliers | $: 3$ |
| :--- | :--- |
| 11x11-bit multiplier | $: 1$ |
| 12x12-bit multiplier | $: 2$ |
| \# Adders/Subtractors | $: 11$ |
| 10-bit adder | $: 3$ |
| 10-bit subtractor | $: 1$ |
| 11-bit adder | $: 1$ |
| 12-bit adder | $: 4$ |
| 9-bit adder | $: 2$ |
| \# Xors | $: 1$ |
| 1-bit xor2 | $: 1$ |

Table X: Cell Usage report from FPGA

| \# BELS | $: 305$ |
| :--- | :--- |
| \# | GND |
| \# | INV |
| \# | LUT1 |
| \# | LUT2 |
| \# | LUT3 |
| \# | LUT4 |
| \# | $: 11$ |
| MUXCY | $: 31$ |
| \# MUXF5 | $: 29$ |
| MUXF6 | $: 46$ |
| \# | $: 78$ |
| \# $\quad$ XORCY | $: 3$ |
| \# IO Buffers | $: 1$ |
| \# | IBUF |
| \# OBUF | $: 49$ |
| \# MULTs | $: 13$ |
| \# MULT18X18 | $: 36$ |
|  | $: 3$ |

Table XI: Device utilization summary from FPGA

| Selected Device : | 2vp2fg256-7 |
| :--- | :--- |
| Number of Slices: | 76 out of $1408 \quad 5 \%$ |
| Number of 4 input LUTs: | 139 out of $2816 \quad 4 \%$ |
| Number of IOs: | 49 |
| Number of bonded IOBs: | 49 out of $140 \quad 35 \%$ |
| Number of MULT18X18s: | 3 out of $12 \quad 25 \%$ |

