# Lecture 2: Scaled CMOS

**Contents:** 

Benchmarking: R Chau et al IEEE Nanotech 4, 2005, p 153 "Benchmarking Nanotechnology for ...

Advanced CMOS Design: B Doyle et al IEEE Electron Dev. Lett. 24, 2003, p. 263 "High-performance Fully-Depleted Tri-gate ...

Extremely scaled MOSFETs: B Doris et al IEEE IEDM Tech Digest. 2002, p. 267 "Extreme Scaling with Ultra-Thin ..."

High-k dielectrics on Si: P Lee et al Appl. Phys. Lett.. 82, 2003, p 2419 "Study of interfacial ...."

### Benchmarking Nanotechnology for High-Performance and Low-Power Logic Transistor Applications

Robert Chau, Fellow, IEEE, Suman Datta, Member, IEEE, Mark Doczy, Brian Doyle, Ben Jin, Jack Kavalieros, Amlan Majumdar, Matthew Metz, and Marko Radosavljevic

### **Transistor evolution:**

### Four key metrics for logics:



Fig. 1. Scaling of transistor size (physical gate length) with technology node to sustain Moore's Law. Nodes with feature size less than 100 nm can be referred to as nanotechnology. By 2011, the gate length is expected to be at or below 10 nm. Transistor scaling will be enabled by integration of emerging nanotechnology options on to the Si platform.

Speed Intrinsic speed (CV/I)

Switching energy Energy-delay product (CV/I\*CV<sup>2</sup>)

*Scalability* Subthreshold slope vs L<sub>g</sub>

Off-state leakage CV/I vs I<sub>on</sub>/I<sub>off</sub>

# Method for benchmarking

#### **Typical nanotube characteristics:**



Fig. 3. Example (a)  $I_D - V_G$  and (b)  $I_D - V_{DS}$  characteristics of a CNT FET illustrating our benchmarking procedure. The  $V_{OC}$  choice is made by selecting the highest available  $V_{DS}$ , which, in this example, is 1.5 V. The shaded box in (a) is anchored around  $V_G = V_T$ , as discussed in the text. The width of the box denotes the  $V_G$  swing of 1.5 V, which is consistent with the  $V_{CC}$  choice. The values of  $I_{ON}$  and  $I_{OFF}$  are shown as black diamonds in both (a) and (b).

### **Definition of data points:**

 $|V_{DS}|=V_{CC}$ 

 $V_g$  2/3 above  $V_t$  gives  $I_{on}$  $V_g$  1/3 below  $V_t$  gives  $I_{off}$ Calculate/measure the capacitance

Cylindrical devices:

 $C_{TOTAL}^{-1} = C_{OX}^{-1} + C_{QM}^{-1}$ 

 $C_{OX} = 2\pi \varepsilon_0 \varepsilon_r / \ln(2h/R)$ 

Normalization by width  $2\pi R$ 

# Gate Delay

#### NMOS:



Fig. 4. Gate delay (intrinsic device speed CV/I) versus transistor physical gate length of PMOS devices.

### **III/V NMOS have better performance!**

# **Energy-delay product**



Fig. 7. Energy-delay product per device width versus transistor physical gate length of NMOS transistors.



GATE LENGTH [nm]

#### **III/V NMOS have better performance!**

### Scalability and leakage







Fig. 11. Gate delay (intrinsic device speed, CV/I) versus on-to-off state current ratio  $I_{ON}/I_{OFF}$  of Si PMOS transistors with  $L_g = 60$  nm and 70 nm at  $V_{CC} = 1.3$  V, and a CNT PMOS transistor with  $L_g = 50$  nm and  $V_{OC} = 0.3$  V [15]. The three circled points were used in the PMOS CV/Iversus  $L_g$  plot in Fig. 4, where the  $V_G$  swing is anchored around  $V_G = V_T$ .

### High Performance Fully-Depleted Tri-Gate CMOS Transistors

B. S. Doyle, S. Datta, M. Doczy, S. Hareland, B. Jin, J. Kavalieros, T. Linton, Member, IEEE, A. Murthy, R. Rios, Member, IEEE, and R. Chau, Senior Member, IEEE

### **Advanced Device Architectures:**



Planar single gate

Si body of Tri-gate transistor

Double-gate (fin width one third of gate length)

Tri-gate (body thickness about gate length)

CMOS



# Performance of 60 nm gate length

 $I_{on}=1.14 \text{ mA/}\mu\text{m}$ 

 $I_{off}=70 \text{ nA/}\mu\text{m}$ 

SS=69.5 mV/dec SS=68 mV/dec 1.2E-03 1.0E-03 8.0E-04 ld (A/µm) 6.0E-04 4.0E-04 2.0E-04 0.0E+00 0.35 -0.7 -0.35 0 0.7 -1.4 -1.05 1.05 Vd (Volts)

DIBL=48 mV/V DIBL=41 mV/V DIBL= $V_{g@Vd=1.3V}-V_{g@Vd=0.05V}/(1.3-0.05)$  $V_{g}$  taken at  $I_{d}=0.1 \ \mu A/\mu m$ 



Fig. 3.  $I_d$ - $V_d$  characteristics of the 60 nm N- and P-MOS devices of Fig. 2. The gate voltage was ramped to 1.3 V in increments of 0.1 V.

15 Å oxide thickness

 $I_{on}=0.52 \text{ mA/}\mu\text{m}$ 

 $I_{off}=24 \text{ nA}/\mu\text{m}$ 

Nanoelectronics: Scaled CMOS

Fig. 2.  $I_d-V_g$  characteristics of 60 nm gate length NMOS and PMOS transistors. The current  $I_d$  is normalized to the width (Z) in all cases, where  $Z = 2 * T_{Si} + W_{Si}$ .

# Comparable to well-optimized planar devices!

#### **Extreme Scaling with Ultra-Thin Si Channel MOSFETs**

<sup>†</sup>Bruce Doris, <sup>†</sup>Meikei Ieong, <sup>†</sup>Thomas Kanarsky, <sup>‡</sup>Ying Zhang, <sup>‡</sup>Ronnen A. Roy, <sup>†</sup>Omer Dokumaci, <sup>†</sup>Zhibin Ren, <sup>†</sup>Fen-Fen Jamin, <sup>‡</sup>Leathen Shi, <sup>†</sup>Wesley Natzle, <sup>†</sup>Hsiang-Jen Huang, <sup>†</sup>Joseph Mezzapelle, <sup>†</sup>Anda Mocuta, <sup>†</sup>Sherry Womack, <sup>†</sup>Michael Gribelyuk, <sup>‡</sup>Erin C. Jones, <sup>‡</sup>Robert J. Miller, <sup>\*</sup>H-S Philip Wong, and <sup>‡</sup>Wilfried Haensch

> IBM Semiconductor Research and Development Center (SRDC)
> <sup>†</sup>Microelectronics Division, Hopewell Junction, NY 12533
> <sup>‡</sup>IBM T. J. Watson Research Center, Yorktown Heights, NY 10598 e-mail: dorisb <u>@us.ibm.com</u>; phone: 845-892-3681

Planar devices on Si SOI substrates

Reduces parasitics and leakage

Wafer thinning to 6±2 nm Si films!!!

But mobility degrades as the film is thinned down

# Performance of ultra-thin Si channel MOSFETS



10

# Performance of 26 nm CMOS circuit



Fig.11: 26nm gate length CMOS ring-oscillator delays

Fig.12: 26nm gate length CMOS inverter delays vs. Idsat

# 6 nm pFET: It works!



Fig.19: Ids-Vds characteristic of a 6nm pFET

Fig.18: Ids-Vgs characteristic of a 6nm pFET

# Study of interfacial reaction and its impact on electric properties of Hf–Al–O high-*k* gate dielectric thin films grown on Si

P. F. Lee, J. Y. Dai,<sup>a)</sup> K. H. Wong, H. L. W. Chan, and C. L. Choy Department of Applied Physics, The Hong Kong Polytechnic University, Hung Hom, Kowloon, Hong Kong, China

#### **Strong process dependence**

#### (a) HEALO SI <u>10 nm</u> (b) HEALO Si <u>5 nm</u>

FIG. 1. Cross-sectional TEM images of a thin Hf-Al-O film on a (100) Si substrate. (a) Low magnification and (b) high resolution. The circles indicate the interfacial reaction.

### **Deposition techniques**

PLD ALD Sputtering

### **Physical effects**

Amorphous/crystalline Amount of oxygen, stochiometry Annealing Interface reactions

## Effects of Interface reactions



FIG. 3. High frequency (1 MHz) C-V curve of a thin Hf-Al-O film with silicide reaction at the interface. The inset shows a well-behaved C-V curve of a sample without interfacial reaction.

### **CV-technique**

MOS capacitor Effects of traps in the film and at the interfaces Frequency response gives time scale Minority carrier in inversion Used to determined the charge Split CV

$$\mu_{eff} = \frac{L}{W} \frac{g_d(V_g)}{qN_s(V_g)}$$

$$qN_s(V_g) = \int_{-\infty}^{V_g} C(V_g) dV_g$$