### Contents: Si Nanowires

#### **SiGe Nanowires:**

J Xiang et al Nature 441, 2006 p 489 "Ge/Si Nanowire Heterostructures..."

#### Si Nanowire-based Circuits:

R Friedman et al Nature 434, 2005 "High-Speed Integrated Nanowire..."

#### **Lateral top-down Si Nanowires:**

W Fang et al IEEE Electron Dev. Dett. 28, 2007, p 211 "Vertically Stacked SiGe .."

#### **Vertical top-down Si Nanowires:**

B Yang et al IEEE Electron Dev. Dett. 29, 2008, p 791 "Vertical Silicon-Nanowire .."

#### **Lateral top-down Si Nanowires:**

K Cho et al Appl. Phys. Lett. 92, 2008, p 052102 "Experimental evidence of ballistic..."

### LETTERS

Ge/Si nanowire heterostructures as highperformance field-effect transistors

Jie Xiang<sup>1</sup>\*, Wei Lu<sup>1</sup>\*, Yongjie Hu<sup>1</sup>, Yue Wu<sup>1</sup>, Hao Yan<sup>1</sup> & Charles M. Lieber<sup>1,2</sup>

- Ge/Si core shell nanowires
- 15 nm core
- p-type conduction
- High-k dielectrics (ZrO<sub>2</sub>)
- ballistic transport
- 500 nm mean free path





Figure 1 | Ge/Si core/shell NWFET. a, Schematic of a Ge/Si core/shell nanowire. b, Cross-sectional diagram showing the formation of hole-gas in the Ge quantum well confined by the epitaxial Si shell, where CB is the conduction band and VB is the valence band. The dashed line indicates the Fermi level,  $E_{\rm F}$ . The valence band offset of ~500 meV between Ge and Si serves as a confinement potential to the hole-gas as discussed previously. c, Schematic of the NWFET device with high-κ dielectric layer and Au top gate. d, Top-view SEM image of a typical device. The Au top gate overlaps with the Ni source/drain electrodes to ensure full coverage of the channel. Scale bar, 500 nm. e, Cross-sectional TEM image of a device prepared using 7 nm ZrO<sub>2</sub> dielectric. Dotted lines are guides to the eye showing boundaries between different materials denoted in the image. The nanowire is tilted off the imaging axis. Scale bar, 10 nm.



 $\begin{array}{l} L_g{=}1~\mu\text{m} \\ g_m{=}26~\mu\text{S} \\ I_{dmax}{=}35~\mu\text{A} \\ \text{Benchmark at 1V:} \\ I_{on}{=}14~\mu\text{A} \\ g_m{=}~1.4~\text{mS/}\mu\text{m} \\ I_{on}{=}0.71~\text{mA/}\mu\text{m} \end{array}$ 

 $L_g = 0.19 \ \mu \text{m}$   $g_m = 60 \ \mu \text{S}$   $I_{on} = 37 \ \mu \text{A}$   $g_m = 3.3 \ \text{mS/}\mu \text{m}$   $I_{on} = 2.1 \ \text{mA/}\mu \text{m}$   $mobility = 730 \ \text{cm}^2/\text{V}$ Nanoelectronics: Si Nanowires




Figure 2 | Characteristics of high-performance Ge/Si NWFET. a,  $I_{\rm d}-V_{\rm ds}$  data for device A  $(L=1\,\mu{\rm m},\,4\,{\rm nm}$  HfO $_2$  dielectric) with  $V_{\rm g}=-2$  to  $2\,{\rm V}$  in 0.25 V steps from top to bottom. b,  $I_{\rm d}-V_{\rm g}$  for device A with blue, red, and green data points corresponding to  $V_{\rm ds}$  values of  $-1,\,-0.5$  and  $-0.01\,{\rm V},$  respectively. The leakage current through the gate electrode  $(I_{\rm g})$  is  $<10^{-10}$  A, which excludes  $I_{\rm g}$  as source of increase in  $I_{\rm d}$  at  $V_{\rm g}>\sim0.5\,{\rm V}.$  Inset, linear scale plot of  $I_{\rm d}$  versus  $V_{\rm g}$  measured at  $V_{\rm ds}=-1\,{\rm V}.$  The blue-shaded area defines the  $1\,{\rm V}$  gate voltage window described in the text, where  $V_{\rm T}$  was determined from the intercept of the tangent of maximum slope (linear transconductance) region of the  $I_{\rm d}\!-\!V_{\rm g}$  curve  $^{11}$ . c,  $I_{\rm d}\!-\!V_{\rm g}$  data for device B  $(L=190\,{\rm nm},\,4\,{\rm nm}$  HfO $_2$  dielectric) with blue, red and green data points corresponding to  $V_{\rm ds}$  values of  $-1,\,-0.1$  and  $-0.01\,{\rm V},$  respectively. Inset, linear scale plot of  $I_{\rm d}$  versus  $V_{\rm g}$  measured at  $V_{\rm ds}=-1\,{\rm V}.$ 

## **Device Performance**




Figure 3 | Benchmark and comparison of Ge/Si FETs. a, Intrinsic delay  $\tau$  versus channel length for seven different Ge/Si nanowire devices with HfO2 dielectric (open circle) and ZrO2 dielectric (open square). Data for devices A and B are included. The  $I_{\rm on}$  values were measured at  $V_{\rm g(on)}=V_{\rm T}-0.7V_{\rm dd}$ , as discussed in the text. The dashed line is a fit to the data points while solid line is the Si p-MOSFET results from ref. 4. b, Intrinsic delay versus on/off ratio for the two devices in Fig. 2. Arrows indicate the values of intrinsic delay used in a.

#### Gate delay:

$$-L_g$$
=1  $\mu$ m =>  $\tau$ =57 ps  
- $L_g$ =0.19  $\mu$ m =>  $\tau$ =4 ps

Nanoelectronics: Si Nanowires

# V<sub>T</sub> shift due to different work functions





Figure 4 | Control of threshold voltage and ambipolar conduction through device design. a,  $I_{\rm d}-V_{\rm g}$  curves for two L=300 nm devices with Au (blue) and Al (red) top gate electrodes ( $V_{\rm ds}=-1$  V). Inset shows histogram of  $V_{\rm T}$  with the same  $V_{\rm g}$  axis for a total of 68 L=300 nm devices with Au (blue) and Al (red) top gates. Solid lines correspond to gaussian fits to the two distributions. b, Schematic and SEM image of the asymmetrical gate structure designed to suppress ambipolar conduction. Scale bar, 300 nm. c,  $I_{\rm d}-V_{\rm g}$  of partially gated device with ambipolar conduction; bias was applied to contact 1 ( $V_{\rm ds}=V_{12}$ ). Inset, schematic of band bending in the NWFET at finite bias. Arrow denotes electron injection at the drain contact. d,  $I_{\rm d}-V_{\rm g}$  for  $V_{\rm ds}=V_{21}$ . Inset, schematic of band bending with electron injection denoted by arrow. The red, blue and green curves in c and d correspond to  $V_{\rm ds}$  values of -1, -0.8 and -0.6 V, respectively. e, Linear scale  $I_{\rm d}-V_{\rm g}$  ( $V_{\rm ds}=-1$  V) for the devices in c and d. The two devices have the same peak  $g_{\rm m}=35\,\mu{\rm S}$  and  $I_{\rm d(max)}=73\,\mu{\rm A}$ .

#### brief communications

## High-speed integrated nanowire circuits

Inexpensive sophisticated circuitry can be 'painted' on to plastic or glass substrates.



Response of inverter with gain 1 MHz sine wave as drive  $V_{dd}$ =15 V

Nanoelectronics: Si Nanowires




Figure 1 Alternating-current properties of integrated multi-nanowire circuits on glass. a, Circuit diagram and schematics of the multi-nanowire inverters. Labelled voltages are bias  $(V_{\rm supply})$ , input  $(V_{\rm r})$  and output  $(V_{\rm sub})$  voltage. The dielectric is omitted in the perspective schematic for clarity. 'Via' indicates one of a pattern of holes in the dielectric layer that are used to connect different metal layers. b, Output waveform (green) of an inverter fabricated on glass driven by a 1-MHz sine wave (red) with  $V_{\rm supply} = 15$  V. c, Optical images and circuit diagram of nanowire ring oscillators. The gate level edge, source-drain level edge and nanowires appear green, pink and white, respectively, in dark field. Scale bar, 100  $\mu$ m. d, Oscillation of 11.7 MHz in a ring oscillator structure with  $V_{\rm supply} = 43$  V.

Three stage ring oscillator f=11.7 MHz
Stage delay=14 ns
V<sub>dd</sub>=43 V

## Vertically Stacked SiGe Nanowire Array Channel CMOS Transistors

W. W. Fang, N. Singh, *Member, IEEE*, L. K. Bera, H. S. Nguyen, S. C. Rustagi, *Senior Member, IEEE*, G. Q. Lo, *Member, IEEE*, N. Balasubramanian, *Member, IEEE*, and D.-L. Kwong, *Senior Member, IEEE* 




Fig. 1. Tilted view SEM images after release of stacked NW. (a) Schematic of SiGe NW stacks after oxidation and release. (b) 2X laterally arrayed three-stacked NWs. (c) 2X laterally arrayed four-stacked NWs with the dashed line indicating the gate layout. (d) 5X laterally arrayed four-stacked NWs.

- -Ge condensation technique
- -- SiGe oxidizes faster than Si
- -patterning of 100 nm fins
- cyclic oxidation and etching to 20-30 nm diameter wires
- 350 nm gate length, t<sub>ox</sub> 4 nm
- i-Si and implantation of S/D regions




Fig. 2. Per NW  $I_d$ – $V_g$  and  $g_m$ – $V_g$  plots for stacked NW n-FETs and p-FETs with  $L_g$  = 500 nm and NW diameter  $\sim$ 30 nm.

Fig. 3. Per NW  $I_d$ – $V_d$  plot for n-FETs and p-FETs with gate overdrive voltage varying in steps of 300 mV.

Performance scales with number of wires in stack! Surface is Ge rich Hole accumulation at the surface and electrons in the core Difference in scattering affects  $g_{\rm m}$ 

Nanoelectronics: Si Nanowires

# Vertical Silicon-Nanowire Formation and Gate-All-Around MOSFET

B. Yang, K. D. Buddharaju, S. H. G. Teo, N. Singh, G. Q. Lo, and D. L. Kwong




Fig. 1. Process flow for pillar and transistor formation: (a) Si pillar formed by dry etch with SiN hardmask and high-temperature oxidation trim. A spacer layer of HDP oxide was formed by deposition followed by etch back. (b) Polysilicon gate deposition. (c) Gate patterning followed by HDP Oxide deposition. (d) Removal of top polysilicon to expose the drain. (e) Implantation to form source and drain junction. (f) Metal contact formation.

- -Cylindrical geometry offer better electrostatic control
- Resist pattern 160-600 nm diameter
- -Oxidation to form 20 nm diameter wires
- Reduced oxidation at high curvature
- 150 nm gate length
- i-Si and implantation of S/D regions




Fig. 2. SEM pictures of device fabrication: (a) Vertical nanowire with diameter  $\sim$ 20 nm. (b) After gate patterning by lithography but before exposing the drain (the tip of the pillar) of the transistor. (c) After the drain (pillar tip) is exposed. Metal contacts are made with such device structure. (d) Vertical nanowire arrays with pitch of 500 nm. Nanowires are 1  $\mu$ m tall with a diameter of  $\sim$ 20 nm.




Fig. 3. Transistor performance: (a)  $I_d$ – $V_g$  curve, the threshold voltages at  $V_d=1.2\,\mathrm{V}$  and  $V_d=0.05\,\mathrm{V}$  are  $-0.25\,\mathrm{and}\,-0.23\,\mathrm{V}$ , respectively. (b)  $I_d$ – $V_d$  curve of the same device; each pair of curves contains  $I_d$ – $V_d$  of the same gate voltage. The upper curve is obtained when the nanowire tip serves as the source, while the lower curve is obtained when the nanowire tip serves as the drain.

- L<sub>g</sub> 160 nm, diameter 20 nm, t<sub>ox</sub> 5 nm
- SS about 80 mV/dec
- I<sub>on</sub> 1000 mA/mm
- $-I_{on}/I_{off} \sim 10^7$





Fig. 4. Dependence of (a) DIBL and (b) SS on nanowire diameter. In total, about 30 devices were measured, and the error bar is estimated by the spread of the data. There are variations of gate lengths (up to  $\pm 20$  nm) of devices with the same channel diameters due to nonuniformity of fabrication process.

-Aspect ratio of about 1 required to have optimum potential control

# Experimental evidence of ballistic transport in cylindrical gate-all-around twin silicon nanowire metal-oxide-semiconductor field-effect transistors

K. H. Cho, <sup>1,a)</sup> K. H. Yeo, <sup>1</sup> Y. Y. Yeoh, <sup>1</sup> S. D. Suk, <sup>1</sup> M. Li, <sup>1</sup> J. M. Lee, <sup>1</sup> M.-S. Kim, <sup>1</sup> D.-W. Kim, <sup>1</sup> D. Park, <sup>1</sup> B. H. Hong, <sup>2</sup> Y. C. Jung, <sup>2</sup> and S. W. Hwang <sup>2,b)</sup> <sup>1</sup> Advanced Technology Development Team 1, R&D Center, Samsung Electronics Co., San 24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do, 446-711 Republic of Korea <sup>2</sup> Research Center for Time-domain Nano-functional Devices and School of Electrical Engineering, Korea University, 5-1 Anam-Dong, Sungbuk-Gu, Seoul, 136-701 Republic of Korea



#### FIG. 1. (Color online) A schematic and TEM images of our CMOS based

#### -8 nm diameter




FIG. 2. (Color online) The typical I-V characteristics of L=22 nm TSN-WFET. (a) DIBL, SS, and the on-off current ratio from these characteristics are 26 mV/V, 75 mV/decade, and more than  $10^6$ , respectively. (b) The values of  $I_{D\text{sat}}$  are fitted as a function of  $V_{GS}$ - $V_T$  with the power law formula,  $I_{D\text{sat}} \propto (V_{GS} - V_T)^{\alpha}$ . The fitted power  $\alpha$  is  $\sim 1.44$ , suggesting that transport is not dominated by the drift-diffusion and velocity saturation.

twin silicon nanowire MOSFET fabricated on Si bulk wafers.

## Overshoot in transconductance




FIG. 3. (Color online) Measured  $g_m$  from the L=22 nm device is plotted. The overshoot of  $g_m$  in the low-bias regime and constant  $g_m$  at higher  $V_{GS}$ are clearly observed. The former can be interpreted as the off-equilibrium phenomenon due to the dramatic increase of velocity since g<sub>m</sub> is a good velocity indicator of FETs, and the latter is attributed to the reduced transverse electric field due to the GAA structure and thin body.

$$I_D = C_{\rm OX} \alpha \nu_{\rm inj} W (V_{GS} - V_T) \left( \frac{1 - e^{-eV_{DS}/k_B \theta}}{1 + e^{-eV_{DS}/k_B \theta}} \right)$$

$$g_m = \frac{dI_D}{dV_{GS}} = C_{OX}W \left[\alpha \nu_{inj} + \frac{d\alpha}{V_{GS}} \nu_{inj} (V_{GS} - V_T) + \alpha \frac{d\nu_{inj}}{V_{GS}} (V_{GS} - V_T) \right] \left( \frac{1 - e^{-eV_{DS}/k_B\theta}}{1 + e^{-eV_{DS}/k_B\theta}} \right). \tag{1}$$

Nanoelectronics: Si Nanowires




FIG. 4. (Color online) (a) Measured  $g_m$ - $V_{GS}$  curves taken from six devices with L values ranging from 22 to 408 nm. The overshoot is observed when  $L \leq 46$  nm. (b) We obtain 1D resistivity  $\rho = 143 \text{ k}\Omega/\mu\text{m}$  from the plot, and 13 get  $l_0 \approx 45$  nm. The estimated  $l_0$  almost matches the L value below where the g<sub>m</sub> overshoot is observed.

SiGe / Si Growth
 & shallow trench isolation (STI).
 Hard mask SiN trimming.
 Oxide fill in STI & CMP
 Damascene gate stack deposition
 1<sup>ST</sup> Damascene gate etch.
 2<sup>nd</sup> Damascene gate etch.
 (Hard mask SiN & Si)
 Field oxide recess.
 SiGe removal & H<sub>2</sub> anneal.
 Gox and Gate material deposition.




Fig. 1. Process flow sequence and brief schematic diagram for twin Si nanowire FET(TSNWFET) fabrication




Fig. 2. Top view SEM image of nanowire after SiGe removal. Nanowire d=10nm and damascene-gate Lg=30nm.




Fig. 3. Cross-sectional SEM image of nanowire decorated by SiN. Nanowire diameter is about 10nm.