

# CONTENTS

Tables xiv  
"Expand-Your-Perspective"  
Notes xv  
Preface xvii

## PART I DEVICES AND BASIC CIRCUITS 2

### 1 Electronics and Semiconductors 4

- Introduction 5
- 1.1 Signals 6
- 1.2 Frequency Spectrum of Signals 9
- 1.3 Analog and Digital Signals 12
- 1.4 Amplifiers 15
  - 1.4.1 Signal Amplification 15
  - 1.4.2 Amplifier Circuit Symbol 16
  - 1.4.3 Voltage Gain 17
  - 1.4.4 Power Gain and Current Gain 17
  - 1.4.5 Expressing Gain in Decibels 18
  - 1.4.6 The Amplifier Power Supplies 18
  - 1.4.7 Amplifier Saturation 21
  - 1.4.8 Symbol Convention 22
- 1.5 Circuit Models for Amplifiers 23
  - 1.5.1 Voltage Amplifiers 23
  - 1.5.2 Cascaded Amplifiers 25
  - 1.5.3 Other Amplifier Types 28
  - 1.5.4 Relationships between the Four Amplifier Models 28
  - 1.5.5 Determining  $R_i$  and  $R_o$  29
  - 1.5.6 Unilateral Models 29
- 1.6 Frequency Response of Amplifiers 33
  - 1.6.1 Measuring the Amplifier Frequency Response 33
  - 1.6.2 Amplifier Bandwidth 34
  - 1.6.3 Evaluating the Frequency Response of Amplifiers 34
  - 1.6.4 Single-Time-Constant Networks 35
  - 1.6.5 Classification of Amplifiers Based on Frequency Response 41
- 1.7 Intrinsic Semiconductors 44

- 1.8 Doped Semiconductors 47
- 1.9 Current Flow in Semiconductors 50
  - 1.9.1 Drift Current 50
  - 1.9.2 Diffusion Current 53
  - 1.9.3 Relationship between  $D$  and  $\mu$  56
- 1.10 The  $pn$  Junction 56
  - 1.10.1 Physical Structure 57
  - 1.10.2 Operation with Open-Circuit Terminals 57
- 1.11 The  $pn$  Junction with an Applied Voltage 63
  - 1.11.1 Qualitative Description of Junction Operation 63
  - 1.11.2 The Current-Voltage Relationship of the Junction 66
  - 1.11.3 Reverse Breakdown 70
- 1.12 Capacitive Effects in the  $pn$  Junction 72
  - 1.12.1 Depletion or Junction Capacitance 72
  - 1.12.2 Diffusion Capacitance 74
- Summary 76
- Problems 80

### 2 Operational Amplifiers 94

- Introduction 95
- 2.1 The Ideal Op Amp 96
  - 2.1.1 The Op-Amp Terminals 96
  - 2.1.2 Function and Characteristics of the Ideal Op Amp 97
  - 2.1.3 Differential and Common-Mode Signals 99
- 2.2 The Inverting Configuration 100
  - 2.2.1 The Closed-Loop Gain 101
  - 2.2.2 Effect of Finite Open-Loop Gain 103
  - 2.2.3 Input and Output Resistances 104
  - 2.2.4 An Important Application—The Weighted Summer 107
- 2.3 The Noninverting Configuration 109
  - 2.3.1 The Closed-Loop Gain 109
  - 2.3.2 Effect of Finite Open-Loop Gain 111

- 2.3.3 Input and Output Resistances 111
- 2.3.4 The Voltage Follower 111
- 2.4 Difference Amplifiers 113
  - 2.4.1 A Single-Op-Amp Difference Amplifier 114
  - 2.4.2 A Superior Circuit—The Instrumentation Amplifier 118
- 2.5 Integrators and Differentiators 123
  - 2.5.1 The Inverting Configuration with General Impedances 123
  - 2.5.2 The Inverting Integrator 125
  - 2.5.3 The Op-Amp Differentiator 130
- 2.6 DC Imperfections 132
  - 2.6.1 Offset Voltage 132
  - 2.6.2 Input Bias and Offset Currents 136
  - 2.6.3 Effect of  $V_{os}$  and  $I_{os}$  on the Operation of the Inverting Integrator 139
- 2.7 Effect of Finite Open-Loop Gain and Bandwidth on Circuit Performance 141
  - 2.7.1 Frequency Dependence of the Open-Loop Gain 141
  - 2.7.2 Frequency Response of Closed-Loop Amplifiers 143
- 2.8 Large-Signal Operation of Op Amps 146
  - 2.8.1 Output Voltage Saturation 146
  - 2.8.2 Output Current Limits 146
  - 2.8.3 Slew Rate 148
  - 2.8.4 Full-Power Bandwidth 150
- Summary 151
- Problems 152

### 3 Diodes 170

- Introduction 171
- 3.1 The Ideal Diode 172
  - 3.1.1 Current-Voltage Characteristic 172
  - 3.1.2 A Simple Application: The Rectifier 173
  - 3.1.3 Another Application: Diode Logic Gates 176
- 3.2 Terminal Characteristics of Junction Diodes 180
  - 3.2.1 The Forward-Bias Region 180
  - 3.2.2 The Reverse-Bias Region 185
  - 3.2.3 The Breakdown Region 186
- 3.3 Modeling the Diode Forward Characteristic 186
  - 3.3.1 The Exponential Model 186
  - 3.3.2 Graphical Analysis Using the Exponential Model 187
  - 3.3.3 Iterative Analysis Using the Exponential Model 187
  - 3.3.4 The Need for Rapid Analysis 188
  - 3.3.5 The Constant-Voltage-Drop Model 189
  - 3.3.6 The Ideal-Diode Model 190
  - 3.3.7 The Small-Signal Model 191
  - 3.3.8 Use of the Diode Forward Drop in Voltage Regulation 196
- 3.4 Operation in the Reverse Breakdown Region—Zener Diodes 198
  - 3.4.1 Specifying and Modeling the Zener Diode 199
  - 3.4.2 Use of the Zener as a Shunt Regulator 200
  - 3.4.3 Temperature Effects 202
  - 3.4.4 A Final Remark 203
- 3.5 Rectifier Circuits 203
  - 3.5.1 The Half-Wave Rectifier 204
  - 3.5.2 The Full-Wave Rectifier 206
  - 3.5.3 The Bridge Rectifier 208
  - 3.5.4 The Rectifier with a Filter Capacitor—The Peak Rectifier 209
  - 3.5.5 Precision Half-Wave Rectifier—The Superdiode 215
- 3.6 Limiting and Clamping Circuits 217
  - 3.6.1 Limiter Circuits 217
  - 3.6.2 The Clamped Capacitor or DC Restorer 220
  - 3.6.3 The Voltage Doubler 222
- 3.7 Special Diode Types 223
  - 3.7.1 The Schottky-Barrier Diode (SBD) 223
  - 3.7.2 Varactors 224
  - 3.7.3 Photodiodes 224
  - 3.7.4 Light-Emitting Diodes (LEDs) 224
- Summary 225
- Problems 226

### 4 Bipolar Junction Transistors (BJTs) 240

- Introduction 241
- 4.1 Device Structure and Physical Operation 242
  - 4.1.1 Simplified Structure and Modes of Operation 242
  - 4.1.2 Operation of the  $npn$  Transistor in the Active Mode 243
  - 4.1.3 Structure of Actual Transistors 251

- 4.1.4 Operation in the Saturation Mode 252
- 4.1.5 The *pnp* Transistor 254
- 4.2 Current-Voltage Characteristics 256
  - 4.2.1 Circuit Symbols and Conventions 256
  - 4.2.2 Graphical Representation of Transistor Characteristics 261
  - 4.2.3 Dependence of  $i_c$  on the Collector Voltage—The Early Effect 262
  - 4.2.4 An Alternative Form of the Common-Emitter Characteristics 265
- 4.3 BJT Circuits at DC 269
- 4.4 Transistor Breakdown and Temperature Effects 287
  - 4.4.1 Transistor Breakdown 287
  - 4.4.2 Dependence of  $\beta$  on  $I_c$  and Temperature 289
- Summary 290
- Problems 291

## 5 MOS Field-Effect Transistors (MOSFETs) 302

- Introduction 303
- 5.1 Device Structure and Physical Operation 304
  - 5.1.1 Device Structure 304
  - 5.1.2 Operation with Zero Gate Voltage 306
  - 5.1.3 Creating a Channel for Current Flow 306
  - 5.1.4 Applying a Small  $v_{DS}$  308
  - 5.1.5 Operation as  $v_{DS}$  Is Increased 312
  - 5.1.6 Operation for  $v_{DS} \geq V_{OV}$ : Channel Pinch-Off and Current Saturation 314
  - 5.1.7 The *p*-Channel MOSFET 317
  - 5.1.8 Complementary MOS or CMOS 319
  - 5.1.9 Operating the MOS Transistor in the Subthreshold Region 320
- 5.2 Current-Voltage Characteristics 320
  - 5.2.1 Circuit Symbol 320
  - 5.2.2 The  $i_D$ - $v_{DS}$  Characteristics 321
  - 5.2.3 The  $i_D$ - $v_{GS}$  Characteristic 323
  - 5.2.4 Finite Output Resistance in Saturation 327
  - 5.2.5 Characteristics of the *p*-Channel MOSFET 330
- 5.3 MOSFET Circuits at DC 332
- 5.4 The Body Effect and Other Topics 344

- 5.4.1 The Role of the Substrate—The Body Effect 344
- 5.4.2 Temperature Effects 345
- 5.4.3 Breakdown and Input Protection 345
- 5.4.4 Velocity Saturation 346
- 5.4.5 The Depletion-Type MOSFET 346
- Summary 347
- Problems 348

## 6 Transistor Amplifiers 360

- Introduction 361
- 6.1 Basic Principles 362
  - 6.1.1 The Basis for Amplifier Operation 362
  - 6.1.2 Obtaining a Voltage Amplifier 363
  - 6.1.3 The Voltage-Transfer Characteristic (VTC) 364
  - 6.1.4 Obtaining Linear Amplification by Biasing the Transistor 365
  - 6.1.5 The Small-Signal Voltage Gain 368
  - 6.1.6 Determining the VTC by Graphical Analysis 374
  - 6.1.7 Deciding on a Location for the Bias Point Q 375
- 6.2 Small-Signal Operation and Models 377
  - 6.2.1 The MOSFET Case 377
  - 6.2.2 The BJT Case 393
  - 6.2.3 Summary Tables 414
- 6.3 Basic Configurations 417
  - 6.3.1 The Three Basic Configurations 417
  - 6.3.2 Characterizing Amplifiers 418
  - 6.3.3 The Common-Source (CS) and Common-Emitter (CE) Amplifiers 420
  - 6.3.4 The Common-Source (Common-Emitter) Amplifier with a Source (Emitter) Resistance 425
  - 6.3.5 The Common-Gate (CG) and the Common-Base (CB) Amplifiers 433
  - 6.3.6 The Source and Emitter Followers 436
  - 6.3.7 Summary Tables and Comparisons 446
  - 6.3.8 When and How to Include the Transistor Output Resistance  $r_o$  447
- 6.4 Biasing 448
  - 6.4.1 The MOSFET Case 449

- 6.4.2 The BJT Case 455
- 6.5 Discrete-Circuit Amplifiers 461
  - 6.5.1 A Common-Source (CS) Amplifier 461
  - 6.5.2 A Common-Emitter (CE) Amplifier 464
  - 6.5.3 A Common-Emitter Amplifier with an Emitter Resistance  $R_e$  465
  - 6.5.4 A Common-Base (CB) Amplifier 467
  - 6.5.5 An Emitter Follower 469
  - 6.5.6 The Amplifier Frequency Response 471
- Summary 473
- Problems 474

## PART II INTEGRATED-CIRCUIT AMPLIFIERS 498

### 7 Building Blocks of Integrated-Circuit Amplifiers 500

- Introduction 501
- 7.1 IC Design Philosophy 502
- 7.2 IC Biasing—Current Sources, Current Mirrors, and Current-Steering Circuits 503
  - 7.2.1 The Basic MOSFET Current Source 504
  - 7.2.2 MOS Current-Steering Circuits 507
  - 7.2.3 BJT Circuits 510
  - 7.2.4 Small-Signal Operation of Current Mirrors 515
- 7.3 The Basic Gain Cell 517
  - 7.3.1 The CS and CE Amplifiers with Current-Source Loads 517
  - 7.3.2 The Intrinsic Gain 519
  - 7.3.3 Effect of the Output Resistance of the Current-Source Load 522
  - 7.3.4 Increasing the Gain of the Basic Cell 528
- 7.4 The Common-Gate and Common-Base Amplifiers 529
  - 7.4.1 The CG Circuit 529
  - 7.4.2 Output Resistance of a CS Amplifier with a Source Resistance 533
  - 7.4.3 The Body Effect 534
  - 7.4.4 The CB Circuit 535
  - 7.4.5 Output Resistance of an Emitter-Degenerated CE Amplifier 538

- 7.5 The Cascode Amplifier 538
  - 7.5.1 Cascoding 538
  - 7.5.2 The MOS Cascode Amplifier 539
  - 7.5.3 Distribution of Voltage Gain in a Cascode Amplifier 544
  - 7.5.4 Double Cascoding 547
  - 7.5.5 The Folded Cascode 547
  - 7.5.6 The BJT Cascode 549
- 7.6 Current-Mirror Circuits with Improved Performance 551
  - 7.6.1 Cascode MOS Mirrors 551
  - 7.6.2 The Wilson Current Mirror 552
  - 7.6.3 The Wilson MOS Mirror 555
  - 7.6.4 The Widlar Current Source 557
- 7.7 Some Useful Transistor Pairings 559
  - 7.7.1 The CC-CE, CD-CS, and CD-CE Configurations 559
  - 7.7.2 The Darlington Configuration 563
  - 7.7.3 The CC-CB and CD-CG Configurations 564
- Summary 567
- Problems 568

### 8 Differential and Multistage Amplifiers 586

- Introduction 587
- 8.1 The MOS Differential Pair 588
  - 8.1.1 Operation with a Common-Mode Input Voltage 589
  - 8.1.2 Operation with a Differential Input Voltage 593
  - 8.1.3 Large-Signal Operation 594
  - 8.1.4 Small-Signal Operation 599
  - 8.1.5 The Differential Amplifier with Current-Source Loads 603
  - 8.1.6 Cascode Differential Amplifier 604
- 8.2 The BJT Differential Pair 606
  - 8.2.1 Basic Operation 606
  - 8.2.2 Input Common-Mode Range 608
  - 8.2.3 Large-Signal Operation 609
  - 8.2.4 Small-Signal Operation 612
- 8.3 Common-Mode Rejection 619
  - 8.3.1 The MOS Case 620
  - 8.3.2 The BJT Case 626
- 8.4 DC Offset 629
  - 8.4.1 Input Offset Voltage of the MOS Differential Amplifier 629
  - 8.4.2 Input Offset Voltage of the Bipolar Differential Amplifier 632

- 8.4.3 Input Bias and Offset Currents of the Bipolar Differential Amplifier 635
- 8.4.4 A Concluding Remark 636
- 8.5 The Differential Amplifier with a Current-Mirror Load 636
  - 8.5.1 Differential to Single-Ended Conversion 636
  - 8.5.2 The Current-Mirror-Loaded MOS Differential Pair 637
  - 8.5.3 Differential Gain of the Current-Mirror-Loaded MOS Pair 639
  - 8.5.4 The Bipolar Differential Pair with a Current-Mirror Load 643
  - 8.5.5 Common-Mode Gain and CMRR 647
- 8.6 Multistage Amplifiers 651
  - 8.6.1 A Two-Stage CMOS Op Amp 651
  - 8.6.2 A Bipolar Op Amp 656
- Summary 664
- Problems 666

## 9 Frequency Response 686

- Introduction 687
- 9.1 Low-Frequency Response of Discrete-Circuit Common-Source and Common-Emitter Amplifiers 689
  - 9.1.1 The CS Amplifier 689
  - 9.1.2 The Method of Short-Circuit Time Constants 697
  - 9.1.3 The CE Amplifier 697
- 9.2 Internal Capacitive Effects and the High-Frequency Model of the MOSFET and the BJT 701
  - 9.2.1 The MOSFET 701
  - 9.2.2 The BJT 707
- 9.3 High-Frequency Response of the CS and CE Amplifiers 712
  - 9.3.1 The Common-Source Amplifier 712
  - 9.3.2 The Common-Emitter Amplifier 718
  - 9.3.3 Miller's Theorem 722
  - 9.3.4 Frequency Response of the CS Amplifier When  $R_{sig}$  Is Low 725
- 9.4 Useful Tools for the Analysis of the High-Frequency Response of Amplifiers 729
  - 9.4.1 The High-Frequency Gain Function 729

- 9.4.2 Determining the 3-dB Frequency  $f_H$  730
- 9.4.3 The Method of Open-Circuit Time Constants 733
- 9.4.4 Application of the Method of Open-Circuit Time Constants to the CS Amplifier 734
- 9.4.5 Application of the Method of Open-Circuit Time Constants to the CE Amplifier 738
- 9.5 High-Frequency Response of the Common-Gate and Cascode Amplifiers 738
  - 9.5.1 High-Frequency Response of the CG Amplifier 738
  - 9.5.2 High-Frequency Response of the MOS Cascode Amplifier 744
  - 9.5.3 High-Frequency Response of the Bipolar Cascode Amplifier 749
- 9.6 High-Frequency Response of the Source and Emitter Followers 750
  - 9.6.1 The Source-Follower Case 751
  - 9.6.2 The Emitter-Follower Case 757
- 9.7 High-Frequency Response of Differential Amplifiers 758
  - 9.7.1 Analysis of the Resistively Loaded MOS Amplifier 758
  - 9.7.2 Analysis of the Current-Mirror-Loaded MOS Amplifier 762
- 9.8 Other Wideband Amplifier Configurations 768
  - 9.8.1 Obtaining Wideband Amplification by Source and Emitter Degeneration 768
  - 9.8.2 The CD-CS, CC-CE, and CD-CE Configurations 771
  - 9.8.3 The CC-CB and CD-CG Configurations 776
- Summary 778
- Problems 779

## 10 Feedback 796

- Introduction 797
- 10.1 The General Feedback Structure 798
  - 10.1.1 Signal-Flow Diagram 798
  - 10.1.2 The Closed-Loop Gain 799
  - 10.1.3 The Loop Gain 800
  - 10.1.4 Summary 804
- 10.2 Some Properties of Negative Feedback 805
  - 10.2.1 Gain Desensitivity 805

- 10.2.2 Bandwidth Extension 806
- 10.2.3 Interference Reduction 807
- 10.2.4 Reduction in Nonlinear Distortion 809
- 10.3 The Feedback Voltage Amplifier 810
  - 10.3.1 The Series-Shunt Feedback Topology 810
  - 10.3.2 Examples of Series-Shunt Feedback Amplifiers 811
  - 10.3.3 Analysis of the Feedback Voltage Amplifier Utilizing the Loop Gain 813
  - 10.3.4 A Final Remark 818
- 10.4 Systematic Analysis of Feedback Voltage Amplifiers 818
  - 10.4.1 The Ideal Case 819
  - 10.4.2 The Practical Case 821
- 10.5 Other Feedback Amplifier Types 830
  - 10.5.1 Basic Principles 830
  - 10.5.2 The Feedback Transconductance Amplifier (Series-Series) 834
  - 10.5.3 The Feedback Transresistance Amplifier (Shunt-Shunt) 845
  - 10.5.4 The Feedback Current Amplifier (Shunt-Series) 855
- 10.6 Summary of the Feedback Analysis Method 861
- 10.7 The Stability Problem 861
  - 10.7.1 Transfer Function of the Feedback Amplifier 861
  - 10.7.2 The Nyquist Plot 863
- 10.8 Effect of Feedback on the Amplifier Poles 865
  - 10.8.1 Stability and Pole Location 865
  - 10.8.2 Poles of the Feedback Amplifier 866
  - 10.8.3 Amplifier with a Single-Pole Response 867
  - 10.8.4 Amplifier with a Two-Pole Response 868
  - 10.8.5 Amplifiers with Three or More Poles 873
- 10.9 Stability Study Using Bode Plots 875
  - 10.9.1 Gain and Phase Margins 875
  - 10.9.2 Effect of Phase Margin on Closed-Loop Response 876
  - 10.9.3 An Alternative Approach for Investigating Stability 877
- 10.10 Frequency Compensation 879
  - 10.10.1 Theory 879
  - 10.10.2 Implementation 881

- 10.10.3 Miller Compensation and Pole Splitting 882
- Summary 885
- Problems 886

## PART III ANALOG INTEGRATED CIRCUITS 910

### 11 Output Stages and Power Amplifiers 912

- Introduction 913
- 11.1 Classification of Output Stages 914
- 11.2 Class A Output Stage 915
  - 11.2.1 Transfer Characteristic 916
  - 11.2.2 Signal Waveforms 917
  - 11.2.3 Power Dissipation 918
  - 11.2.4 Power-Conversion Efficiency 920
- 11.3 Class B Output Stage 921
  - 11.3.1 Circuit Operation 921
  - 11.3.2 Transfer Characteristic 921
  - 11.3.3 Power-Conversion Efficiency 922
  - 11.3.4 Power Dissipation 923
  - 11.3.5 Reducing Crossover Distortion 925
  - 11.3.6 Single-Supply Operation 926
- 11.4 Class AB Output Stage 927
  - 11.4.1 Circuit Operation 927
  - 11.4.2 Output Resistance 929
- 11.5 Biasing the Class AB Circuit 932
  - 11.5.1 Biasing Using Diodes 932
  - 11.5.2 Biasing Using the  $V_{BE}$  Multiplier 934
- 11.6 Variations on the Class AB Configuration 937
  - 11.6.1 Use of Input Emitter Followers 937
  - 11.6.2 Use of Compound Devices 938
  - 11.6.3 Short-Circuit Protection 941
  - 11.6.4 Thermal Shutdown 942
- 11.7 CMOS Class AB Output Stages 942
  - 11.7.1 The Classical Configuration 942
  - 11.7.2 An Alternative Circuit Utilizing Common-Source Transistors 945
- 11.8 IC Power Amplifiers 953
  - 11.8.1 A Fixed-Gain IC Power Amplifier 954
  - 11.8.2 The Bridge Amplifier 958

11.9 Class D Power Amplifiers 959  
 11.10 Power Transistors 963  
     11.10.1 Packages and Heat Sinks 963  
     11.10.2 Power BJTs 964  
     11.10.3 Power MOSFETs 966  
     11.10.4 Thermal Considerations 968  
 Summary 974  
 Problems 975

**12 Operational-Amplifier Circuits 986**

Introduction 987  
 12.1 The Two-Stage CMOS Op Amp 988  
     12.1.1 The Circuit 989  
     12.1.2 Input Common-Mode Range and Output Swing 990  
     12.1.3 DC Voltage Gain 991  
     12.1.4 Common-Mode Rejection Ratio (CMRR) 993  
     12.1.5 Frequency Response 994  
     12.1.6 Slew Rate 999  
     12.1.7 Power-Supply Rejection Ratio (PSRR) 1000  
     12.1.8 Design Trade-Offs 1001  
     12.1.9 A Bias Circuit for the Two-Stage CMOS Op Amp 1002  
 12.2 The Folded-Cascode CMOS Op Amp 1008  
     12.2.1 The Circuit 1008  
     12.2.2 Input Common-Mode Range and Output Swing 1010  
     12.2.3 Voltage Gain 1012  
     12.2.4 Frequency Response 1013  
     12.2.5 Slew Rate 1014  
     12.2.6 Increasing the Input Common-Mode Range: Rail-to-Rail Input Operation 1016  
     12.2.7 Increasing the Output Voltage Range: The Wide-Swing Current Mirror 1018  
 12.3 The 741 BJT Op Amp 1020  
     12.3.1 The 741 Circuit 1020  
     12.3.2 DC Analysis 1024  
     12.3.3 Small-Signal Analysis 1030  
     12.3.4 Frequency Response 1043  
     12.3.5 Slew Rate 1045  
 12.4 Modern Techniques for the Design of BJT Op Amps 1046

12.4.1 Special Performance Requirements 1046  
 12.4.2 Bias Design 1048  
 12.4.3 Design of the Input Stage to Obtain Rail-to-Rail  $V_{ICM}$  1050  
 12.4.4 Common-Mode Feedback to Control the DC Voltage at the Output of the Input Stage 1056  
 12.4.5 Output-Stage Design for Near Rail-to-Rail Output Swing 1061  
 12.4.6 Concluding Remark 1065  
 Summary 1065  
 Problems 1066

**13 Filters and Tuned Amplifiers 1076**

Introduction 1077  
 13.1 Filter Transmission, Types, and Specification 1078  
     13.1.1 Filter Transmission 1078  
     13.1.2 Filter Types 1079  
     13.1.3 Filter Specification 1079  
 13.2 The Filter Transfer Function 1082  
 13.3 Butterworth and Chebyshev Filters 1086  
     13.3.1 The Butterworth Filter 1086  
     13.3.2 The Chebyshev Filter 1090  
 13.4 First-Order and Second-Order Filter Functions 1093  
     13.4.1 First-Order Filters 1094  
     13.4.2 Second-Order Filter Functions 1097  
 13.5 The Second-Order LCR Resonator 1102  
     13.5.1 The Resonator Natural Modes 1102  
     13.5.2 Realization of Transmission Zeros 1103  
     13.5.3 Realization of the Low-Pass Function 1103  
     13.5.4 Realization of the High-Pass Function 1105  
     13.5.5 Realization of the Bandpass Function 1105  
     13.5.6 Realization of the Notch Functions 1105  
     13.5.7 Realization of the All-Pass Function 1107  
 13.6 Second-Order Active Filters Based on Inductor Replacement 1108

13.6.1 The Antoniou Inductance-Simulation Circuit 1108  
 13.6.2 The Op Amp-RC Resonator 1109  
 13.6.3 Realization of the Various Filter Types 1111  
 13.6.4 The All-Pass Circuit 1111  
 13.7 Second-Order Active Filters Based on the Two-Integrator-Loop Topology 1116  
     13.7.1 Derivation of the Two-Integrator-Loop Biquad 1116  
     13.7.2 Circuit Implementation 1118  
     13.7.3 An Alternative Two-Integrator-Loop Biquad Circuit 1120  
     13.7.4 Final Remarks 1121  
 13.8 Single-Amplifier Biquadratic Active Filters 1122  
     13.8.1 Synthesis of the Feedback Loop 1122  
     13.8.2 Injecting the Input Signal 1125  
     13.8.3 Generation of Equivalent Feedback Loops 1127  
 13.9 Sensitivity 1130  
 13.10 Transconductance-C Filters 1133  
     13.10.1 Methods for IC Filter Implementation 1133  
     13.10.2 Transconductors 1134  
     13.10.3 Basic Building Blocks 1135  
     13.10.4 Second-Order  $G_m$ -C Filter 1137  
 13.11 Switched-Capacitor Filters 1140  
     13.11.1 The Basic Principle 1140  
     13.11.2 Practical Circuits 1142  
     13.11.3 Final Remarks 1145  
 13.12 Tuned Amplifiers 1145  
     13.12.1 The Basic Principle 1146  
     13.12.2 Inductor Losses 1148  
     13.12.3 Use of Transformers 1149  
     13.12.4 Amplifiers with Multiple Tuned Circuits 1151  
     13.12.5 The Cascode and the CC-CB Cascade 1152  
     13.12.6 Synchronous Tuning and Stagger Tuning 1153  
 Summary 1154  
 Problems 1155

**14 Signal Generators and Waveform-Shaping Circuits 1164**

Introduction 1165

14.1 Basic Principles of Sinusoidal Oscillators 1166  
     14.1.1 The Oscillator Feedback Loop 1166  
     14.1.2 The Oscillation Criterion 1167  
     14.1.3 Analysis of Oscillator Circuits 1168  
     14.1.4 Nonlinear Amplitude Control 1171  
     14.1.5 A Popular Limiter Circuit for Amplitude Control 1172  
 14.2 Op Amp-RC Oscillator Circuits 1174  
     14.2.1 The Wien-Bridge Oscillator 1174  
     14.2.2 The Phase-Shift Oscillator 1177  
     14.2.3 The Quadrature Oscillator 1178  
     14.2.4 The Active-Filter-Tuned Oscillator 1180  
     14.2.5 A Final Remark 1182  
 14.3 LC and Crystal Oscillators 1182  
     14.3.1 The Colpitts and Hartley Oscillators 1182  
     14.3.2 The Cross-Coupled LC Oscillator 1186  
     14.3.3 Crystal Oscillators 1188  
 14.4 Bistable Multivibrators 1190  
     14.4.1 The Feedback Loop 1191  
     14.4.2 Transfer Characteristic of the Bistable Circuit 1192  
     14.4.3 Triggering the Bistable Circuit 1193  
     14.4.4 The Bistable Circuit as a Memory Element 1193  
     14.4.5 A Bistable Circuit with Noninverting Transfer Characteristic 1194  
     14.4.6 Application of the Bistable Circuit as a Comparator 1195  
     14.4.7 Making the Output Levels More Precise 1197  
 14.5 Generation of Square and Triangular Waveforms Using Astable Multivibrators 1198  
     14.5.1 Operation of the Astable Multivibrator 1199  
     14.5.2 Generation of Triangular Waveforms 1201  
 14.6 Generation of a Standardized Pulse: The Monostable Multivibrator 1203  
 14.7 Integrated-Circuit Timers 1205  
     14.7.1 The 555 Circuit 1205

- 14.7.2 Implementing a Monostable Multivibrator Using the 555 IC 1206
- 14.7.3 An Astable Multivibrator Using the 555 IC 1206
- 14.8 Nonlinear Waveform-Shaping Circuits 1210
  - 14.8.1 The Breakpoint Method 1210
  - 14.8.2 The Nonlinear-Amplification Method 1212
- Summary 1214
- Problems 1214

## PART IV DIGITAL INTEGRATED CIRCUITS 1222

### 15 CMOS Digital Logic Circuits 1224

- Introduction 1225
- 15.1 CMOS Logic-Gate Circuits 1226
  - 15.1.1 Switch-Level Transistor Model 1226
  - 15.1.2 The CMOS Inverter 1227
  - 15.1.3 General Structure of CMOS Logic 1227
  - 15.1.4 The Two-Input NOR Gate 1230
  - 15.1.5 The Two-Input NAND Gate 1231
  - 15.1.6 A Complex Gate 1232
  - 15.1.7 Obtaining the PUN from the PDN and Vice Versa 1232
  - 15.1.8 The Exclusive-OR Function 1233
  - 15.1.9 Summary of the Synthesis Method 1234
- 15.2 Digital Logic Inverters 1236
  - 15.2.1 The Voltage-Transfer Characteristic (VTC) 1236
  - 15.2.2 Noise Margins 1237
  - 15.2.3 The Ideal VTC 1239
  - 15.2.4 Inverter Implementation 1239
- 15.3 The CMOS Inverter 1250
  - 15.3.1 Circuit Operation 1250
  - 15.3.2 The Voltage-Transfer Characteristic (VTC) 1253
  - 15.3.3 The Situation When  $Q_N$  and  $Q_P$  Are Not Matched 1256
- 15.4 Dynamic Operation of the CMOS Inverter 1261
  - 15.4.1 Propagation Delay 1261

- 15.4.2 Determining the Propagation Delay of the CMOS Inverter 1265
- 15.4.3 Determining the Equivalent Load Capacitance  $C$  1272
- 15.5 Transistor Sizing 1275
  - 15.5.1 Inverter Sizing 1275
  - 15.5.2 Transistor Sizing in CMOS Logic Gates 1277
  - 15.5.3 Effects of Fan-In and Fan-Out on Propagation Delay 1281
  - 15.5.4 Driving a Large Capacitance 1282
- 15.6 Power Dissipation 1285
  - 15.6.1 Sources of Power Dissipation 1285
  - 15.6.2 Power-Delay and Energy-Delay Products 1288
- Summary 1290
- Problems 1292

### 16 Advanced Topics in Digital Integrated-Circuit Design 1300

- Introduction 1301
- 16.1 Implications of Technology Scaling: Issues in Deep-Submicron Design 1302
  - 16.1.1 Silicon Area 1303
  - 16.1.2 Scaling Implications 1303
  - 16.1.3 Velocity Saturation 1305
  - 16.1.4 Subthreshold Conduction 1311
  - 16.1.5 Temperature, Voltage, and Process Variations 1312
  - 16.1.6 Wiring: The Interconnect 1312
- 16.2 Digital IC Technologies, Logic-Circuit Families, and Design Methodologies 1313
  - 16.2.1 Digital IC Technologies and Logic-Circuit Families 1314
  - 16.2.2 Styles for Digital System Design 1316
  - 16.2.3 Design Abstraction and Computer Aids 1316
- 16.3 Pseudo-NMOS Logic Circuits 1317
  - 16.3.1 The Pseudo-NMOS Inverter 1317
  - 16.3.2 Static Characteristics 1318
  - 16.3.3 Derivation of the VTC 1320
  - 16.3.4 Dynamic Operation 1322
  - 16.3.5 Design 1323
  - 16.3.6 Gate Circuits 1323
  - 16.3.7 Concluding Remarks 1324

- 16.4 Pass-Transistor Logic Circuits 1326
  - 16.4.1 An Essential Design Requirement 1327
  - 16.4.2 Operation with NMOS Transistors as Switches 1328
  - 16.4.3 Restoring the Value of  $V_{OH}$  to  $V_{DD}$  1332
  - 16.4.4 The Use of CMOS Transmission Gates as Switches 1333
  - 16.4.5 Examples of Pass-Transistor Logic Circuits 1340
  - 16.4.6 A Final Remark 1342
- 16.5 Dynamic MOS Logic Circuits 1342
  - 16.5.1 The Basic Principle 1343
  - 16.5.2 Nonideal Effects 1346
  - 16.5.3 Domino CMOS Logic 1350
  - 16.5.4 Concluding Remarks 1351
- 16.6 Bipolar and BiCMOS Logic Circuits 1351
  - 16.6.1 Emitter-Coupled Logic (ECL) 1352
  - 16.6.2 BiCMOS Digital Circuits 1357
- Summary 1360
- Problems 1361

### 17 Memory Circuits 1370

- Introduction 1371
- 17.1 Latches and Flip-Flops 1372
  - 17.1.1 The Latch 1372
  - 17.1.2 The SR Flip-Flop 1374
  - 17.1.3 CMOS Implementation of SR Flip-Flops 1375
  - 17.1.4 A Simpler CMOS Implementation of the Clocked SR Flip-Flop 1381
  - 17.1.5 D Flip-Flop Circuits 1381
- 17.2 Semiconductor Memories: Types and Architectures 1383
  - 17.2.1 Memory-Chip Organization 1384
  - 17.2.2 Memory-Chip Timing 1386
- 17.3 Random-Access Memory (RAM) Cells 1387
  - 17.3.1 Static Memory (SRAM) Cell 1387
  - 17.3.2 Dynamic Memory (DRAM) Cell 1394

- 17.4 Sense Amplifiers and Address Decoders 1396
  - 17.4.1 The Sense Amplifier 1397
  - 17.4.2 The Row-Address Decoder 1405
  - 17.4.3 The Column-Address Decoder 1407
  - 17.4.4 Pulse-Generation Circuits 1408
- 17.5 Read-Only Memory (ROM) 1410
  - 17.5.1 A MOS ROM 1410
  - 17.5.2 Mask Programmable ROMs 1412
  - 17.5.3 Programmable ROMs (PROMs, EPROMs, and Flash) 1413
- 17.6 CMOS Image Sensors 1415
  - Summary 1416
  - Problems 1417

## Appendices

- A. VLSI Fabrication Technology (on website) A-1
- B. SPICE Device Models and Design and Simulation Examples Using PSpice® and Multisim™ (on website) B-1
- C. Two-Port Network Parameters (on website) C-1
- D. Some Useful Network Theorems (on website) D-1
- E. Single-Time-Constant Circuits (on website) E-1
- F.  $s$ -Domain Analysis: Poles, Zeros, and Bode Plots (on website) F-1
- G. Comparison of the MOSFET and the BJT (on website, also Table G.3 in text) G-1
- H. Design of Stagger-Tuned Amplifiers (on website) H-1
- I. Bibliography (on website) I-1
- J. Standard Resistance Values and Unit Prefixes J-1
- K. Typical Parameter Values for IC Devices Fabricated in CMOS and Bipolar Processes K-1
- L. Answers to Selected Problems (on website) L-1

## Index IN-1