Advanced AD/DA converters

$\Delta\Sigma$ Toolbox; Example of DT $\Delta\Sigma$ Modulator

Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden

synthesizeNTF

synthesizeNTF \rightarrow finds an NTF with specified order and out-of-band gain (H_inf), having: 1) optimized zeros (if desired), and 2) poles of a maximally-flat all-pole transfer function



Overview

- Delta-Sigma Toolbox some of the key functions
- 2nd-order DT modulator

Advanced AD/DA Converters

Example of DT $\Delta\Sigma$ modulator

synthesizeNTF - II

This choice of poles is convenient \rightarrow when CIFB or CRFB topologies are used with a single feed-in, the STF has the same frequency response as the all-pole transfer function created by the poles of the NTF

The NTF performance is primarily determined by zero locations and outof-band gain, while pole locations are of secondary importance (since the denominator is basically constant in-band) – this is of course less true if the OSR is low, since in this case the -3dB cutoff frequency of the denominator gets closer to the passband (e.g., see the plot below for a 5th-order modulator with ||H|| = 1.5 and OSR=12)



Advanced AD/DA Converters

synthesizeNTF – III

Another limitation is when $||H||_{\infty}$ is close to unity and zeros are optimized. With a low value of $||H||_{\infty}$ the poles of H converge to z=1. If all zeros of H also are at z=1, $||H||_{\infty}$ approaches 1 and there is no problem; however, if the zeros are optimal, $||H||_{\infty}$ does not converge to 1 any more – this problems are due to the fact that poles and zeros are optimized separately (zeros taken from previous table), and not taking each other into account

If $||H||_{\infty}$ is close to 1 or OSR is low \rightarrow use *synthesizeChebyshevNTF* \rightarrow still not optimal, but better than the standard *synthesizeNTF*



Some theory – II

The roots of $a(z-1)^{2n} + (-z)^n = 0$ are the poles (and their inverse) of the desired NTF \rightarrow

$$a(z-1)^{2n} = -(-z)^n \quad \to \quad e^{j2\pi k}a(z-1)^{2n} = e^{-j\pi}(-z)^n \quad \to \quad e^{\frac{j(2k+1)}{n}\pi}a^{\frac{1}{n}}(z-1)^2 = -z$$

Thus, the roots are given by the *n* complex quadratic equations

$$z^{2}+b_{k}z+1=0,$$
 $b_{k}=\frac{e^{\frac{-j(2k+1)}{n}\pi}}{a^{\frac{1}{n}}}-2,$ $k=0...n-1$

The product of the two roots of each equation is $1 \rightarrow$ one root is inside the unit circle, the other outside \rightarrow collecting all roots inside the circle yields the poles of the desired NTF

Some theory

Take P(z) = nth-order polynomial, with $|P(e^{j\omega})|$ maximally flat around ω =0

P(z) will be the denominator of the NTF

The coefficients of P(z) are real $\rightarrow |P(e^{j\omega})|^2 = P(e^{j\omega}) \left[P(e^{j\omega}) \right]^* = P(z) P\left(\frac{1}{z}\right)$

Maximally flat around $z=1 \rightarrow$

Advanced AD/DA Converters

$$P(z)P\left(\frac{1}{z}\right) = P^{2}(1) + a(z-1)^{n}\left(\frac{1}{z}-1\right)^{n}$$

If $a=0 \rightarrow P$ is constant (very flat!); a larger a yields a lowpass function with increasing sharpness; a must be positive, otherwise P(z) has a decreasing magnitude when moving away from z=1 (the opposite of what we want); taking P(1)=1 we obtain

$$P(z)P\left(\frac{1}{z}\right) = 1 + a\frac{(z-1)^{2n}}{(-z)^n} = \frac{a(z-1)^{2n} + (-z)^n}{(-z)^n}$$

Example of $DT \Delta \Sigma$ modulator

simulateDSM simulateDSM \rightarrow time-domain simulations of the modulator found with synthesizeNTF, assuming that STF is unity OSR = 64: % number of levels in the quantizer nLev = 3; Nfft = 2^13; tone bin = 57; t = [0:Nfft-1];u = 0.5*(nLev-1)*sin(2*pi*tone_bin/Nfft*t); % nLev-1 = max signal % 0.5*(nLev-1) = -6dBFS v = simulateDSM(u, H, nLev);n = 1:350: stairs(t(n), u(n), 'r'); hold on; stairs(t(n), v(n), 'b');

simulateSNR

calculateSNR:

simulateSNR \rightarrow the amplitude of the input signal is swept (however, this function does seem to have problems!)



Scaling of dynamic range

realizeNTF returns unscaled coefficients \rightarrow NTF and STF are ok, but there is no control of the internal states (i.e. integrator outputs) \rightarrow dynamic range scaling is a must – this is an issue common to all active filter implementations!

Scaling is accomplished by dividing the admittance of all input branches of a given integrator by a factor k, and multiplying with the same factor the admittance of all output branches of the same integrator - in this way, the rest of the circuit is unaffected, and so are the transfer functions



realizeNTF and associated functions

The synthesized NTF (and STF) are mapped here to a CRFB modulator with realizeNTF (synthesizeNTF returns STF=1 - setting all b, except b₁ to zero, we obtain a maximally-flat all-pole STF, see here below)



scaleABCD

scaleABCD \rightarrow 1) determines maximum stable input amplitude (*umax*) and maximum value for each modulator state for inputs up to *umax*: 2) dynamic range scaling is applied \rightarrow maximum value of each state does not exceed the specified *xLim* (remember: 0dBFS = nLev - 1)

mapABCD (inverse of stuffABCD) \rightarrow maps the results in terms of coefficients for the desired topology



Advanced AD/DA Converters

itable Input Lim

0.8

Example of 2nd-order modulator

Low-speed modulator, e.g. for on-chip calibration engine; f_b=1kHz and f_=1MHz \rightarrow OSR=500. 1-bit DAC \rightarrow SQNR ≈ 120dB \rightarrow SNR in excess of 100dB possible We assume that VDD is used as reference voltage (disregard supply noise) 1111 >>>> N=4 N=3 Units Symbol Value 120 Parameter (B) 100 kHz Bandwidth fB -1 SONR 80 MHz 1s 1 Sampling Frequency 60 SNR dB Signal-to-Noise Ratio 100 VDD 3 v Supply Voltage 16 32 64 128 256 512 1024 OSR We start selecting the standard CIFB topology Advanced AD/DA Converters Example of DT $\Delta\Sigma$ modulator

Code and signal denormalization



umax = 0.966 (normalized to $V_{ref}=V_{DD}) \rightarrow almost rail-to-rail input dynamic range$

The toolbox assumes that the input of a binary modulator is between -1 and +1; the same for the integrator states after dynamic range scaling – everything is of course unit-less

In the following example, the full-scale input is $3V_{pp}$, while the full-scale in the toolbox is 2_{pp} . Let us assume that the amplifier supports a differential swing with the same numerical range as the toolbox, i.e. $2V_{pp}$, and that the digital signal v_d in the circuit is interpreted as either 0 or 1 (corresponding to open or closed switch)



Equations

The relationship between state variables (u, x_1 , x_2 , v) and circuit variables (v_{in} , v_{x1} , v_{x2} , v_d) becomes:

$$v_{in} = u \cdot \text{scale factor} + v_{cm} = \frac{3V}{2}u + 1.5V \implies \begin{bmatrix} 1 & -1 \end{bmatrix} \rightarrow \begin{bmatrix} 3 & 0 \end{bmatrix}$$
$$v_{x1} = x_1 \cdot 1V \implies \begin{bmatrix} 1 & -1 \end{bmatrix} \rightarrow \begin{bmatrix} 1 & -1 \end{bmatrix}$$
$$v_d = \frac{v+1}{2}V \implies \begin{bmatrix} 1 & -1 \end{bmatrix} \rightarrow \begin{bmatrix} 1 & 0 \end{bmatrix}$$



Thus, the DT circuit is retrieved from the normalized model by performing the following substitutions:

$$u \rightarrow \frac{v_{in} - 1.5}{1.5}$$
 $x_1 \rightarrow v_{x1}$ $v \rightarrow 2v_d - 1$

Advanced AD/DA Converters

U

Example of DT $\Delta\Sigma$ modulator

Equations



Therefore, the 1st integrator equation

becomes

$$v_{x1}(n+1) = v_{x1}(n) + b_1 \frac{v_{in}(n) - 1.5}{1.5} - a_1 [2v_d(n) - 1] = v_{x1}(n) + \frac{v_{in}(n)}{6} - \frac{1}{2}v_d(n)$$

On the other hand, the SC circuit above approx. yields (more on this soon)

$$v_{x1}(n+1) = v_{x1}(n) + 2\frac{C_1}{C_2}v_{in}(n) - 2\frac{C_1V_{dd}}{C_2}v_d(n)$$

Advanced AD/DA Converters

Example of $\mathsf{DT}\,\Delta\Sigma$ modulator

 $x_{1}(n+1) = x_{1}(n) + b_{1}u(n) - a_{1}v(n) = x_{1}(n) + \frac{1}{4}u(n) - \frac{1}{4}v(n)$

Signal – first integrator

During ph1, V_{in} is transferred, inverted and without delay, to the bottom output through the bottom C_1



During ph2, V_{in} is loaded onto the top C_1 , and then transferred, non-inverted, to the top output through the top C_1 during next ph1 (i.e., delayed by 1 clock cycle)

The transfer function from input to differential output becomes

$$\begin{array}{cccc} v_{x1,top}\left(n\right) = v_{x1,top}\left(n-1\right) + \frac{C_2}{C_1}v_{in}\left(n-1\right) & \to & V_{x1,top}\left(1-z^{-1}\right) = \frac{C_2}{C_1}z^{-1}V_{in} \\ v_{x1,bot}\left(n\right) = v_{x1,bot}\left(n-1\right) - \frac{C_2}{C_1}v_{in}\left(n\right) & \to & V_{x1,bot}\left(1-z^{-1}\right) = -\frac{C_2}{C_1}V_{in} \end{array} \right\} \rightarrow & \begin{array}{c} \frac{V_{x1,diff}}{V_{in}} = \frac{C_2}{C_1}\frac{1+z^{-1}}{1-z^{-1}} \\ \frac{V_{x1,bot}\left(n-1\right) - \frac{C_2}{C_1}v_{in}\left(n\right)}{V_{in}} & \to & V_{x1,bot}\left(1-z^{-1}\right) = -\frac{C_2}{C_1}V_{in} \end{array} \right\}$$

This is the *bilinear (trapezoidal)* integration method mapping CT to DT \rightarrow half delaying (Euler forward), half non-delaying (Euler backward) \rightarrow better than either Euler methods

Capacitance ratios

Since V_{dd}=3V, we obtain the capacitance ratio $\frac{C_1}{C_2} = \frac{1}{12}$



This is not true for the second integrator – the same procedure yields the ratios as in the figure below



Noise – I

Example of DT $\Delta\Sigma$ modulator

Assuming the opamp noise negligible, the input-referred noise of the first integrator is v_{00} and

$$v_{n1}^2 = \frac{\kappa_B I}{C_1}$$

bise voltage $v_{n1,a}$ is

Why? During ph1, a noise voltage $v_{nl,a}$ is loaded on top C₁, while a noise voltage of $v_{nl,b}$ and the signal v_{in} are loaded on bottom C₁; during ph2 a noise voltage $v_{nl,c}$



and the signal v_{in} are loaded on top C₁, and the noise voltage $v_{nl,d}$ is loaded on bottom C₁. Therefore, since all noise voltages are uncorrelated, at the integrator output we obtain:

$$v_x^2 = (v_{in} + v_{in})^2 + v_{n1,a}^2 + v_{n1,b}^2 + v_{n1,c}^2 + v_{n1,d}^2 = 4(v_{in}^2 + v_{n1}^2)$$

Thus, both signal and kT/C noise are multiplied by the same factor, and therefore the input referred noise is simply v_{nl}

Advanced AD/DA Converters

Advanced AD/DA Converters



Noise – II

The kT/C noise is white between DC and Nyquist \rightarrow its in-band power is therefore

$$v_{n1}^{\prime 2} = \frac{v_n^2}{OS}$$

In order to achieve an SNR of 100dB with a full-scale sine input, we must have

$$10^{10} = \frac{(1.5V)^2/2}{v_{n1}^{\prime 2}} \quad \to \quad v_{n1}^{\prime 2} \approx (10\mu V)^2$$

If we allocate all noise to the first integrator, and assuming T=300K, we obtain

$$(10\mu V)^2 = \frac{k_B T}{C_1 \cdot OSR} \quad \to \quad C_1 = \frac{1.38 \cdot 10^{-23} \cdot 300}{(10\mu V)^2 \cdot 500} \approx 74 fF$$

from which $C_2=0.88pF$ (in reality, we need some margin on these values!)

Advanced AD/DA Converters

Example of $DT \Delta \Sigma$ modulator

Operational amplifier

Classical folded-cascode topology; with $2I_B$ current in the input pair, the slew current available at each output is I_B ; the largest quantity that needs to be transferred from C_1 to C_2 is $C_1V_{DD} \rightarrow$ allocating $\frac{1}{4}$ of $\frac{1}{2}$ clock period for slewing, we obtain

$$I_{B} = \frac{C_{1}V_{DD}}{0.25 \cdot 0.5 \cdot T_{clk}} = 8f_{clk}C_{1}V_{DD} = 8 \cdot 1M \cdot 83f \cdot 3 \approx 2\mu$$

Thus, $8\mu A$ are enough for the whole amplifier



Noise – III

Assuming again the opamp noise negligible, the input-referred noise of the second integrator is

$$v_{n1}^2 = 2\left(2\frac{k_BT}{4C} + 2\frac{k_BT}{C}\right) = 5\frac{k_BT}{C}$$

Thus, the in-band noise becomes

Advanced AD/DA Converters

This noise is shaped by the inverse of the transfer function of the first integrator \rightarrow

 $H_{1}(z) = \frac{C_{2}}{C_{1}} \frac{1+z^{-1}}{1-z^{-1}} \approx \frac{2C_{1}/C_{2}}{1-z^{-1}}$

$$v_{n2}^{\prime 2} = \frac{\pi^2}{3OSR^3} \left(\frac{C_2}{C_1}\right)^2 v_{n2}^2 \approx 10^{-6} v_{n2}^2$$

Thus, totally negligible even if we choose a very small C capacitor, e.g. C = 20 fF \rightarrow in this case, the minimum value for C is dictated by process limitation rather than noise considerations

Example of DT $\Delta\Sigma$ modulator

22

Operational amplifier - II

Bandwidth estimation \rightarrow if we allocate 10 time constants τ of linear settling in the remaining $\frac{3}{4}$ of $\frac{1}{2}$ clock period $\rightarrow \quad \delta_{err} = e^{-10} \approx -87 dB \rightarrow$ since this is the error from the onset of the linear settling, i.e. it is only a (small) fraction of the whole step, 100dB of SNR are easily obtainable

We have seen that $\tau \approx \frac{C_L}{\beta g_m}$, where C_L is the total capacitance loading the opamp output, g_m is the transconductance of the input transistor, and β is the feedback factor \rightarrow

$$\beta = \frac{C_2}{C_1 + C_2}, \qquad C_L \approx \frac{C_1 C_2}{C_1 + C_2} \quad \to \quad \tau \approx \frac{C_1}{g_m} = \frac{1}{10} 0.5 \cdot 0.75 \cdot T_{clk} \quad \to g_m = 2.3 \,\mu\text{A/V}$$

DC gain

We know that the NTF begins to degrade if its zeros are moved inside the unit circle by approx. π/OSR ; the finite gain of the opamp shifts the pole of the first integrator by $C_1/(AC_2) \rightarrow$ it would seem that the following DC gain A would be adequate: $OSR \cdot C_1 = 12$

 $A = \frac{OSR \cdot C_1}{\pi C_2} \approx 13$

This, however, comes from a linear analysis, and neglects non-linear errors coming from slewing and non-linear DC gain (if A is linear, a finite A does not cause distortion; if there is no slewing, settling errors due to finite bandwidth do not cause distortion)

Upper bound for required DC gain: the settled voltage at the opamp input (i.e. in series with the input signal) is V_{out}/A ($V_{out}/2A$ in the double-sampling of the first integrator): this voltage has a signal component (which is ok), broadband noise, and distortion: if we assume that it consists of only distortion (which is highly pessimistic), the requirement that distortion stay below -100dBFS yields

$$\frac{V_{out}}{2A} < 10^{-5} V_{in} \rightarrow \frac{1}{2A} < 10^{-5} \cdot 1.5 \rightarrow A > 90 dB$$

Advanced AD/DA Converters

Example of DT $\Delta\Sigma$ modulator



DC gain – II

In practice, A=60dB (!) should be adequate (from experience), but this has to be checked with extensive simulations using the real non-linear model of the opamp

Second integrator: we have seen that its noise requirements are much relaxed \rightarrow the same is true with respect to DC gain and slew-rate \rightarrow this amplifier can be implemented as a scaled-down version of the first amplifier, e.g. by a factor 4 (or higher, but the area and power savings decrease rapidly)

Example of DT $\Delta\Sigma$ modulator

26

Noise budget

Important to find a good balance between all noise source \rightarrow the various noise sources are scaled in a way to give the most economical implementation \rightarrow e.g. if q-noise is allocated 90% of the noise budget, then the capacitor sizes that should satisfy the remaining 10% kT/C noise may be quite large \rightarrow excessive area and power consumption

Furthermore, a large q-noise is not desirable \rightarrow q-noise is not really random \rightarrow may compromise performance in e.g. hi-fi audio systems, since the human ear can detect tones that are 20dB below the total noise level!



Advanced AD/DA Converters

More on noise

When OSR is very large, the first integrator dominates the thermal noise budget – this is not true for low OSR (wide bandwidth) because the integrator gain is low at the high end of the signal band, which means that noise is not much attenuated

Advanced AD/DA Converters

Example of $DT \Delta \Sigma$ modulator

29