# **Advanced AD/DA converters**

# **Digital Enhancement Techniques**

Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden

## Single-bit vs. multi-bit

High SNR with single-bit  $\Delta \Sigma \rightarrow$  high-order modulators (however, stability issues) and/or high OSR

High OSR, and bandwidth of the op-amps that must be higher than clock frequency  $\rightarrow$  ok for audio or instrumentation applications (in general, for "low frequency" applications)

Usable V<sub>ref</sub> with single-bit is a small fraction of the supply voltage, since the swing at the op-amp outputs is rather large – assume that the dynamic range at the op-amp output is  $\alpha V_{DD}$ , and that a -6dB<sub>FS</sub> input gives rise to a swing of  $\pm \beta_{swing} V_{ref}$  at the output of the first integrator  $\rightarrow$ the maximum V<sub>ref</sub> is then given by

$$\left|V_{ref}\right| < \frac{\alpha V_{DD}}{2\beta_{swing}}$$

For low supply voltages,  $\alpha$  may be only 0.7, and  $\beta_{swing,-6dBFS} = 2 \rightarrow$ 

$$\left|V_{ref}\right| = 0.175 V_{DD}$$

This and next 2 slides from Maloberti's book

# Overview

- Single-bit vs. multi-bit modulator
- Dual quantization
- Dynamic element matching (DEM)
- Digital correction



# Single-bit vs. multi-bit - II

Such a low value of V<sub>ref</sub> is problematic, because of the constraints on the kT/C noise (if DT modulator) and op-amp thermal noise ( $\gamma$ kT/C<sub>L</sub>), especially for the first op-amp  $\rightarrow$  1-bit quantization is easier with medium-high supply voltages

Slew-rate issue  $\rightarrow$  input of first integrator is the difference between analog input and DAC output; the DAC output follows the input with an accuracy dependent on the DAC resolution (and input bandwidth)  $\rightarrow$ reasonable to assume that the maximum difference is  $2\Delta \rightarrow$  if 1-bit, this becomes  $2V_{ref} \rightarrow$  either very high SR, or low  $V_{ref} \rightarrow$  with multi-bit, integrator input is reduced by the number of quantization levels

Multi-bit  $\rightarrow$  additional power in ADC

On the other hand, the resolution of a modulator can be increased by increasing the OSR  $\rightarrow$  optimal use of power entails a trade-off between increased speed in op-amps (if higher OSR) and more comparators in quantizer (if more quantizer bits)

# Single-bit vs. multi-bit - III

Rule-of-thumb: very roughly, the power used by a comparator is 1/20 of that used by an op-amp, operated at the same speed

More comparators also means more complexity, multi-bit digital signal processing in the decimator filter, and extra logic for digital calibration and dynamic element matching (if needed)

Typically, 3 to 15 comparators are used (i.e., up to 4 quantizer bits)

Multi-bit DAC  $\rightarrow$  usually implemented as a capacitive MDAC in a DT modulator



# Improved linearity

Instantaneous gain k of the multi-bit quantizer is

$$k(n) = \frac{v(n)}{y(n)} = \frac{y(n) + e(n)}{y(n)} = 1 + \frac{e(n)}{y(n)}$$

Filler v(n) Priller v(n) DAC

Gain deviation from nominal value of 1 is at most  $\frac{\Delta/2}{y(n)}$ , where  $\Delta$  is the LSB of the quantizer

Deviation is large for small y, which cannot overload the quantizer, and small for large y, where instability is most likely to occur. By contrast, in single-bit quantizers the instantaneous gain is 1/y(n), which can take any value and tends to 0 (instead of 1) for a large y, and we have seen that a small k is likely to result in instability for higher-order loops

### Multi-bit quantizers – many advantages

- q-error reduced by 6dB for every added bit of resolution → SQNR increased by same amount, and decimation/reconstruction filters easier to implement (less q-noise → less filtering needed)
- Feedback loops becomes more linear → stability is more robust, performance closer to what linear analysis predicts
- 3) Improved stability → NTF can be chosen more aggressively → higher SQNR; also, larger input signals can be allowed (again, higher SQNR) – example: in a 5<sup>th</sup>-order single-bit modulator, stability considerations limit the SQNR to 60dB with OSR=16; with a 4-bit quantizer, lower q-noise and higher input signal yield SQNR=120dB!
- DAC output changes less from sample to sample → slew rate of opamps can be reduced → power saving
- 5) Difference between input signal and DAC signals is smaller  $\rightarrow$  linearity requirement on input stage of the loop can be relaxed
- 6) In CT modulators, lower sensitivity to clock jitter

Advanced AD/DA converters

Digital Enhancement Techniques

# Multi-bit modulator – one major drawback



The multi-bit DAC is located on the feedback path  $\rightarrow$  any error  $e_D$  in the DAC response is injected at the modulator input, and appears at the output without any shaping! This is the single (but momentous) disadvantage of the multi-bit approach

Of special concern is the fact that any distortion on the DAC signals results in a distorted output  $\rightarrow$  for an N-bit modulator linearity, the DAC needs to be at least N-bit linear  $\rightarrow$  DAC linearity is at most 12-bit without trimming  $\rightarrow$  other methods are needed to achieve a higher linearity (needed in e.g. audio applications)  $\rightarrow$  these methods are:

1) dual quantization 2) mismatch shaping 3) digital correction

# 1) – Dual quantization – I

Single-bit quantizer/DAC for outer feedback loop (error not shaped), and multi-bit for the inner loops (shaped error)  $\rightarrow$  modulator with two or more digital outputs, combined in a way that the large q-error of the single-bit quantizer is cancelled

Simplest example of this approach: Leslie-Singh modulator

Advanced AD/DA converters



Single-bit quantizer is linear, and the large q-error is converted by the multi-bit ADC in digital form and cancelled at the output with suitable expression for  $H_1$  and  $H_2$ 

# Dual quantization with single-loop modulator

Digital Enhancement Techniques

Example in a 3<sup>rd</sup>-order modulator  $\rightarrow$  N-bit DAC in the innermost loop  $\rightarrow$  its non-linearity (E<sub>D</sub>) is shaped by the transfer function of the first two integrators  $\rightarrow$  negligible if OSR is high



Also here the two outputs can be combined to cancel  $e_1 \rightarrow$  we obtain (check it!):

 $V(z) = z^{-1}U(z) + 2(1-z^{-1})^{3} E_{2}(z) - 2z^{-1}(1-z^{-1})^{2} E_{D}(z)$ 

Of course, cancellation of  $E_1$  relies on perfect matching between analog and digital transfer functions  $\rightarrow$  in practice, some single-bit q-noise will leak to the output (the impact of non-linearity in the multi-bit DAC can be further reduced by using one of the already discussed low-distortion architectures for the loop filter)

#### Advanced AD/DA converters Digital Enhancement Techniques

### Dual quantization – II

Extension of the approach – two-stage MASH below



The non-linearity of the 3b DAC will not introduce distortion, since only the q-error is processes by the 2<sup>nd</sup> stage; moreover, the error of this DAC will be filtered (along with  $e_1$ ) by the digital high-pass filter  $H_2 \rightarrow$ suppressed in the signal band  $\rightarrow$  the overall output is again (but now with a reduced  $e_2$ )

 $W(z) = STF_1(z)STF_2(z)U(z) - NTF_1(z)NTF_2(z)E_2(z)$ 

Also: improved stability of  $2^{nd}$  stage  $\rightarrow$  more aggressive NTF<sub>2</sub>

Advanced AD/DA converters Digital Enhan

Digital Enhancement Techniques

# 2) – Dynamic element matching (DEM)

DAC components are made equal on average in the time domain! e.g. below:  $I_{ref}$  is split into two equal currents  $I_1$  and  $I_2$  by  $M_1$  and  $M_2$ , and  $R_1$  and  $R_2$  improve matching by reducing the impact of the MOS threshold mismatch – however, resistor mismatch impacts as well  $\rightarrow$ the four switches multiply  $I_{ref}$  on average 50% of the time with +1, and 50% with –1 with a pseudo-random sequence  $\rightarrow$  mismatch becomes noise-like, and noise shaping improves further the technique



This and next several slides from Maloberti's book

# DEM – example with Nyquist DAC

7-b DAC, binary weighted elements with current splitting as in previous slide, matching with large variance to make impact more clear  $\rightarrow$  DEM reduces the tones due to INL, but these tones are turned into noise  $\rightarrow$  DEM increases the noise floor, as is clear from the simulations below



# Butterfly randomization

A simple solution is to use an M-port barrel shifter which rotates one increment every clock – more effective is the butterfly randomizer  $\rightarrow$  the use of log<sub>2</sub>M stages (see below) ensures that any input can be connected to any output – more stages increase the number of possible connections – the control of the butterfly switches can use log<sub>2</sub>M bits from a k-bit random number generator, or, more simply, by the successive frequency division by 2 of the clock (clocked averaging)

If the value of the M elements in the set is X<sub>i</sub>, their average is  $\overline{X} = \frac{1}{M} \sum_{i=1}^{M} X_{i}$  while the addition of N random elements yields

**Digital Enhancement Techniques** 



Advanced AD/DA converters

 $Y(N) = \sum_{1}^{M} d_{i}X_{i}$ where  $d_{i}$  is 1 if  $X_{i}$  is selected – the error on Y is given by

$$\varepsilon_{Y}(N) = \sum_{i=1}^{M} d_{i}X_{i} - N\overline{X}$$
$$= \sum_{i=1}^{M} d_{i}X_{i} - \frac{N}{M}\sum_{i=1}^{M} X$$

#### Randomization

Control of DEM in DACs with thermometric selection of unit elements can be problematic  $\rightarrow$  typically, randomization as below: randomizer receives N thermometric 1s out of M input lines, and generates a scrambled set of M controls, N of which are 1s – the number of possible scrambled outputs is M!  $\rightarrow$  huge number: 5040 for M=7, and 3.628.800 for M=10  $\rightarrow$  however, this is an overkill; it is enough to avoid frequent repetitions of the same (or similar) code



#### Randomization and noise

Assume that  $X_i = \overline{X} + \delta X_i$ , that the variance of  $\delta X_i$  is  $\overline{X}^2 \sigma_x^2$ , and that the various  $\delta X_i$  are uncorrelated with each other  $\rightarrow$  the variance of the error becomes

$$\sigma_{Y}^{2} = E\left\{\varepsilon_{Y}^{2}\left(N\right)\right\} = \left(N - \frac{N^{2}}{M}\right)\overline{X}^{2}\sigma_{X}^{2}$$

 $\rightarrow\,$  dependent on input amplitude, zero for N=0 or N=M, and maximum for N=M/2

Mismatch in space is transformed into mismatch in time  $\rightarrow$  if randomizer works properly, trades discrete tones with additional white noise



Therefore, if all amplitudes are equally probable, the mismatch noise power is



# Randomization and noise – II

The peak-to-peak amplitude of the output signal is  $M\overline{X} \rightarrow$  the power of a full-scale sine wave is  $M^2\overline{X}^2/8 \rightarrow$  the SNR determined only by the mismatch error and OSR becomes

$$SNR = \frac{3M}{4\sigma_x^2}OSR$$

If M=8, OSR=1 (Nyquist-rate converter), and  $\sigma_x = 2.10^{-3} \rightarrow SNR=62dB$ If M=8, OSR=32, and  $\sigma_x = 2.10^{-3} \rightarrow SNR=77dB$ 

The white-noise assumption depends on how effective the randomizer is – with *b* butterfly stages, the clocked averaging repeats the same pattern every  $2^b$  clock periods, introducing tones at  $f_s/2^b$ 

– a pseudo-random number generator requires more hardware, but is more effective, especially when *b* is low

Advanced AD/DA converters

Digital Enhancement Techniques

## Randomization and noise - III

Randomization turns tones into white-like noise – however, the total error power caused by mismatches is not reduced  $\rightarrow$  for Nyquist-rate converters, the SNDR remains almost constant, while the SFDR improves - for oversampled converters, the SNR improves, but only by 3dB for an OSR doubling, as in plain oversampled architectures

In  $\Delta\Sigma$  converters, on the other hand, it would be very advantageous to shape the mismatch noise towards higher frequencies, where it can be filtered off together with quantization noise

Basically, the approach to mismatch noise shaping is to use all the elements in the array in fast cycles, as this gives rise to high-frequency noise terms



### Example 8.2

2<sup>nd</sup>-order 3-bit ΔΣ with OSR=20 and 0.5% random mismatch in the 8 DAC elements → ideally, SNR=69dB with input =  $-2dB_{FS}$ 

top: mismatches introduce nonlinearities  $\rightarrow$  tones clearly visible above the noise floor  $\rightarrow$ SFDR≈60dB (unfiltered)

bottom: butterfly randomizer  $\rightarrow$  tones are actually still present, but pushed higher up in frequency, where they are below the noise floor – however, the noise floor in the signal band has clearly increased  $\rightarrow$  SNR $\approx$ SNDR is approx. 60dB (instead of 69B)

### Individual level averaging (ILA)

The goal is to use each of the M elements with equal probability for each digital input code – use of indexes  $I_k(i)$ , where k = input code, and i = time – the elements used when k is applied are those indexed by  $I_k(i), I_k(i)+1, ..., I_k(i)+k-1$  (with wrap-around when this exceeds M)

Rotation approach  $\rightarrow$  I<sub>k</sub> is increased by 1 every time code k is used – below, we see indexes and elements used with the input sequence {5 6 3 5 2 3 6 5 5} (all indexes start with value 1) – right: busy elements, good spreading of mismatches into white-like noise

			INDEXES								ELEMENT							
		In	1	12	13	14	15	1 <sub>6</sub>	17		1	2	3	4	5	6	7	
Time-index	1	5	1	1	1	1	1	1	1		0	0	0	0	0			
	2	6	1	1	1	1	2	1	1		0	0	0	0	0	0		
	3	3	1	1	1	1	2	2	1		0	0	0					
	4	5	1	1	2	1	2	2	1			0	0	0	0	0		
	5	2	1	1	2	1	3	2	1		0	0						
	6	3	1	1	2	1	3	2	1			0	0	0				
	7	6	1	1	3	1	3	2	1			0	0	0	0	0	0	
	8	5	1	1	3	1	3	3	1				0	0	0	0	0	
	9	5	1	1	3	1	4	3	1		0			0	0	0	0	



# ILA – II

Addition approach  $\rightarrow I_k$  is increased by k (modulo M) every time the code k is used - below, we see indexes and elements used with the input sequence {5 6 3 5 2 3 6 5 5}

All elements are even more busy than with the rotation approach however, the effectiveness of the methods should be assessed via extensive computer simulations





#### Example 8.3

 $2^{nd}$  order 3-bit  $\Delta\Sigma$  with OSR=64  $\rightarrow$  with input at -6dB<sub>ES</sub>, we have ideally:

 $SNDR = -6 + (6.02 \cdot 3 + 1.76 - 12.9 + 15.05 \cdot \log_2(OSR)) \approx 91 dB$ 

 $\rightarrow$  a 0.2% mismatch results in more noise and discrete tones, with an SNDR=75dB (i.e., a deterioration as large as 20dB)

Next slide  $\rightarrow$  both ILA methods remove the tones – however, the rotation methods achieves an SNDR of 84dB, while the addition method is more effective in shaping the noise, and yields SNDR=87dB



### Data weighted averaging (DWA)

Uses only 1 index, updated by adding the new input code to its content  $\rightarrow$  very fast, changes at every clock period – the same sequence {5 6 3 5 2 3 6 5 5} results in the indexing and element usage as below – verv busy - both ILA and DWA perform noise shaping; however: simulations suggest that ILA is better for a small M, while DWA is better for M > 7

In practice, DWA is by far the commonest DEM method used today



# Example 8.4

2<sup>nd</sup> order 3-bit ΣΔ with OSR=64, f<sub>S</sub>=20MHz → f<sub>B</sub>=156kH → with input at -6dB<sub>FS</sub> and 0.4% mismatch, Butterfly randomization results in a flat spectrum up to 400kHz → very significant spectrum degradation → SNR=70dB



# 3) – Digital correction

Dual quantization and DEM rely on oversampling and noise shaping  $\rightarrow$  less effective when OSR = 8 or lower – digital correction is in this case more powerful

Below: "digital correction" is a RAM storing the accurate digital equivalent of the actual output values v'(n) of the N-bit DAC for all possible input codes v(n)



Spectrum of u(n) is very close to the in-band spectrum of the DAC output v'(n) (exactly true with infinite loop gain)  $\rightarrow u(n)$  and w(n) have very similar in-band spectra [i.e., u(n)=v'(v(n)) and  $w(n)=v'(v(n)) \rightarrow w(n)=u(n)$ ]

#### Example 8.4 – II

DWA  $\rightarrow$  mismatch noise is 1<sup>st</sup>-order shaped  $\rightarrow$  20dB/dec slope also in the signal band  $\rightarrow$  no degradation of the SNR with respect to the ideal case with SNR=91dB! (compare the plots below with previous simulations referring to the same ideal converter)



#### Acquisition phase

At power up: an N-bit counter generates all input codes of the DAC, each code being held for at least  $2^{M}$  clock periods, with M the required linearity of the modulator (in bits) – during this time the DAC output is fed as input to a single-bit (hence very linear) modulator having a digitally filtered output – the resulting code is the desired DAC output equivalent, and is stored in the RAM

A more efficient approach is to store only the errors in the RAM



### Example

DAC linearity = 10.5 bits  $\rightarrow$  SFDR of 63dB and increased noise floor

The corrected signal at the RAM output has a 20dB lower noise floor, and an SFDR of some 105dB!



# Background calibration

Power-up calibration cannot correct changes (such as thermal drift) occurring during operation  $\rightarrow$  background calibration is more robust

Correlation algorithms are very popular, and growing still

Below: v(n) is thermometer-coded, and its bits are scrambled pseudorandomly  $\rightarrow$  as we have seen, this reduces the correlation of b(n)with all other signal in the system, especially u(n) and  $q(n) \rightarrow$  the DAC errors are estimated from the correlation between b(n) and v(n)



### $\Delta\Sigma$ DACs with digital correction

The RAM contains again the accurate digital replicas of the actual DAC output levels  $\rightarrow$  as with the previous ADC, the spectrum of x(n) is very close to the in-band spectrum of the RAM output  $\rightarrow x(n)$  and DAC output have very similar in-band spectra



### **Background calibration**

If ETF is the transfer function of the DAC error to the output, we have

$$\mathbf{v}(n) = [u * stf](n) + [q * ntf](n) + [e * etf](n)$$

Again, only the deviation  $d_i$  of the unit element  $u_i$  from the average value of the DAC component is important (notice that here  $d_i$  is the deviation, while in Maloberti's book is a digital 1)  $\rightarrow$  the DAC error is



# Background calibration

Estimate of i<sup>th</sup> DAC error  $d_i \rightarrow$  from the expected value of  $v(n) \cdot b'_i(n)$ , where  $b'_i(n) = [b_i * etf](n)$ 

Calling u'(n) = [u \* stf](n) and q'(n) = [q \* ntf](n), we obtain

$$E\{v(n) \cdot b'_{i}(n)\} = E\{u'(n) \cdot b'_{i}(n)\} + E\{q'(n) \cdot b'_{i}(n)\} + E\{e'(n) \cdot b'_{i}(n)\}$$



# Background calibration

Thus,  $d_i$  can be found by accumulating the two products, and taking their ratio – this is performed by the correlator block, and the operation is referred to as correlation

 $d_i$  is stored in a RAM, periodically updated, and used to correct v(n) by subtracting the expected error e'(n) due to the DAC

Unfortunately, it is not really true that all  $b_i$  are uncorrelated to all other sequences, and that all sequences have zero mean  $\rightarrow$  large residual error  $\rightarrow$  nevertheless, more advanced approaches can greatly reduce the harmful correlations and detect the desired one



#### Background calibration

Assuming that u', q', e' have zero mean, and that  $b_i$  is uncorrelated with u, q, the first two terms will be zero; assuming also that each  $b_i$  is uncorrelated to all other  $b_i$ , the last term simplifies to



#### **Background calibration**

Results can therefore be excellent  $\rightarrow$  here, 2-0 MASH, OSR=4, 32-unit DAC  $\rightarrow$  below: ideal DAC and DAC with 0.1% random element errors, with and without digital correction

In-band SNDR = 102.6dB for ideal modulator, 76.2dB for the non-ideal non-corrected, and 101.5dB for the non-ideal corrected (after  $2^{17}$  clock cycles needed by the algorithm)

