DSP Design Pipelining 8 **Parallel Processing** cont.

Steffen Malkowsky



Repetition

- **DSP algorithms are non-terminating** = repeatedly execute same code
- *Iteration* = all operations are executed once
- *Iteration period* = time to perform one iteration
- Sampling rate (throughput) = number of samples per second
- Latency = time difference between output sample and corresponding input sample (how long before producing output samples)

Block Diagram - close to actual hardware – interconnected functional blocks, potentially with delay elements between blocks

DFG - Capture the data-driven nature of a DSP system, intra-iteration and interiteration constraints, nodes are computations (functions, subtasks), edges are data paths, very general description. Difference from block diagram: Hardware not allocated, scheduled in DFG.

Repetition

- Critical path the combinational path with maximum total execution time
- Loop (=cycle) a path beginning and ending at same node
- Loop bound for loop

 $\frac{T_j}{W_j}$ loop computation time number of delays in loop

Iteration Bound - maximum of all loop bounds

$$T_{\infty} = \max_{l \in L} \left\{ \frac{t_l}{w_l} \right\}$$

 $(3) \qquad (6) \qquad (21)$ $B \qquad C \qquad D$ 2D

It is the lower bound on execution time for DFG (assuming only pipelining, retiming, unfolding)

Repetition

Pipelining - insert delay elements to reduce critical path length, In an *M*-level pipelined system, the number of delay elements in any path from input to output is (*M*-1) greater than that in the same path in the original sequential circuit



Repetition

• **Pipelining** - insert delay elements to reduce critical path length. In an *M*-level pipelined system, the number of delay elements in any path from input to output is (*M*-1) greater than that in the same path in the original sequential circuit



Repetition: Feedforward Cutsets



Repetition: Feedforward Cutsets



Let's continue...



We said that the critical path could be cut in half by introducing pipelining. Is that always true??

Example: Pipelining when ripple-carry adders



Assume the delay in calculating the sum, s_{delay}, is equal to calculating the carry, c_{delay}.

What is the critical path?



DSP Design Example: Pipelining when ripple-carry adders



DSP Design Example: Pipelining when ripple-carry adders



Example: Pipelining when ripple-carry adders



What is the critical path now? **Possible??**

Conclusion

The result depends on the structure of the used blocks, e.g. type of adder (ripple-carry, carry save, carry look-ahead,...).

We have to understand how the blocks work and if the critical paths are independent or if there is a relationship.

Fine-Grain pielining

Let TM=10 units and TA=2 units. If the multiplier is broken into 2 smaller units with processing times of 6 units and 4 units, respectively (by placing the latches on the horizontal cutset across the multiplier), then the desired clock period can be achieved as (TM+TA)/2



Fine-Grain pielining

- Equal paths. We get a more balanced design.
- A fine-grain pipelined version of the 3-tap data-broadcast FIR filter is shown below.



Pipelining to Reduce Switching Activity In chained operations there will be spurious transitions.



Results from PhD student Rakesh Gangarajaiah





Wave pipelining: Pros and cons?

+ shorter T_{clk}

- extensive simulation
- tedious design
- hard to verify
- lack of tools

Parallel Processing



Parallel Processing

- Parallel processing and pipelining techniques are duals of each other: if a computation can be pipelined, it can also be processed in parallel. Both of them exploit concurrency available in the computation in different ways.
- How to design a Parallel FIR system?
 - Consider a single-input single-output (SISO) FIR filter:
 - y(n)=ax(n)+bx(n-1)+cx(n-2)
 - Convert the SISO system into an MIMO (multiple-input multiple-output) system in order to obtain a parallel processing structure
 - To get a parallel system with 3 inputs per clock cycle

y(3k)=ax(3k)+bx(3k-1)+cx(3k-2)y(3k+1)=ax(3k+1)+bx(3k)+cx(3k-1) y(3k+2)=ax(3k+2)+bx(3k+1)+cx(3k)



Parallel processing system is also called *block processing*, and the number of inputs processed in a clock cycle is referred to as the *block size*

Parallel Processing (cont'd)

- For example:

When block size is 2, 1 delay element = 2 sampling delays

$$\xrightarrow{x(2k)} D \xrightarrow{x(2k-2)}$$

When block size is 10, 1 delay element = 10 sampling delays

$$x(10k) \qquad D \qquad X(10k-10)$$

Ex. Parallel 3-Tap FIR

$$\begin{cases} y(n) = b_0 x(n) + b_1 x(n-1) + b_2 x(n-2) \\ y(n+1) = b_0 x(n+1) + b_1 x(n) + b_2 x(n-1) \\ n \text{ changed to } 2k \\ y(2k) = b_0 x(2k) + b_1 x(2k-1) + b_2 x(2k-2) \\ y(2k+1) = b_0 x(2k+1) + b_1 x(2k) + b_2 x(2k-1) \\ \end{cases}$$

Parallel 3-Tap (2) $\begin{cases} y(2k) = b_0 x(2k) + b_1 x(2k-1) + b_2 x(2k-2) \\ y(2k+1) = b_0 x(2k+1) + b_1 x(2k) + b_2 x(2k-1) \end{cases}$

















Parallel Processing (cont'd)

 Note: The critical path of the block (or parallel) processing system remains unchanged. But since L samples are processed in 1 clock cycle, the iteration (or sample) period is given by the following equations:

$$egin{aligned} T_{clock} \geq T_M + 2T_A & ext{for a 3-tap FIR filter} \ T_{iteration} &= T_{sample} = rac{T_{clock}}{L} \end{aligned}$$

- So, it is important to understand that in a parallel system

$$T_{\text{sample}} \neq T_{\text{clock}}$$
, whereas in a pipelined system $T_{\text{sample}} = T_{\text{clock}}$

Parallel Processing (cont'd)

- Why use parallel processing when pipelining can be used equally well?
 - Consider the following chip set: when the critical path is less than the I/O bound (output-pad delay plus input-pad delay and the wire delay between the two chips), we say this system is *communication bounded*
 - So, we know that pipelining can be used only to the extent such that the critical path computation time is limited by the communication (or I/O) bound. Once this is reached, pipelining can no longer increase the speed



Parallel Processing (cont'd)

- So, in such cases, pipelining can be combined with parallel processing to further increase the speed of the DSP system
- By combining parallel processing (block size: L) and pipelining (pipelining stage: M), the sample period can be reduced to:

$$T_{iteration} = T_{sample} = \frac{T_{clock}}{L \cdot M}$$

 Parallel processing can also be used for reduction of power consumption while using slow clocks

Parallel Processing- Converters

A serial-to-parallel converter



A parallel-to-serial converter



Pipelining and Parallel Processing for Low Power



Power Dissipation

Two measures are importantPeak power (sets dimensions)

$$P_{\text{peak}} = V_{\text{DD}} \times I_{\text{DDmax}}$$

Average power (battery and cooling)

$$P_{av} = \frac{V_{DD}}{T} \int_{0}^{T} i_{DD}(t) dt$$

or rather "the energy".



CMOS Power Consumption

$$P_{tot} = P_{dynamic} + P_{short-circuit} + P_{static} =$$
$$= \alpha f C_L V_{DD}^2 + V_{DD} I_{sc} + I_{leakage} V_{DD}$$

α = probability for switching

$$C_L = C_{charge}$$

Short Circuit - Current Spikes

Current peak when both N- and PMOS are open



Static Power Consumption due to leakage current



V_{T} Scaling: V_{T} and I_{OFF} Trade-off



As V_T decreases, sub-threshold leakage increases



Reduce...

Capacitances

- Transistor/Gate C
- Load C
- Interconnects, more and more important
- External

Activity

Frequency

Power supply – squared so most efficient

...without reducing performance?.

Propagation Delay in CMOS

$$T_{pd} = \frac{C_{L} \cdot V_{DD}}{k(V_{DD} - V_{T})^{2}}, \quad k \propto \mu, \frac{W}{L}, C_{ox}$$

if $V_{DD} >> V_{T}$
$$T_{pd} = \frac{C_{L}}{kV_{DD}} = \frac{1}{f} \stackrel{f}{\longrightarrow} proportional to}_{V_{DD}}$$

Pipelining, power consumption



or

• same $f \Rightarrow$ double time for mult \Rightarrow reduced V_{DD}

Reduction of Critical Path

Propagation delay of the original filter and the pipelined filter



Pipelining, power consumption

- The power consumption in original architecture

$$P_{seq} = f C_L V_{DD}^{2}$$

– The supply voltage can be reduced to βV_{DD} , $(0 \le \beta \le 1)$. Hence, the power consumption of the pipelined filter is:

$$\boldsymbol{P}_{pipe} = \boldsymbol{f} \boldsymbol{C}_{L} \left(\boldsymbol{\beta} \boldsymbol{V}_{DD} \right)^{2} = \boldsymbol{\beta}^{2} \boldsymbol{P}_{seq}$$

Pipelining

Propagation delays of the sequential and the pipelined architecture:

$$T_{seq} = \frac{C_L \cdot V_{DD}}{k(V_{DD} - V_T)^2}, \quad T_{pip} = \frac{(C_L/M) \cdot \beta V_{DD}}{k(\beta V_{DD} - V_T)^2}$$

The capacitance in each stage has been reduced.

Since the same f is maintained $\Rightarrow T_{seq} = T_{pipe}$

$$M(\beta V_{DD} - V_{T})^{2} = \beta (V_{DD} - V_{T})^{2}$$

Pipelining

$$M(\beta V_{DD} - V_{T})^{2} = \beta (V_{DD} - V_{T})^{2}$$



M = ?

Pipelining

$$M(\beta V_{DD} - V_{T})^{2} = \beta (V_{DD} - V_{T})^{2}$$



$$T_{original} = T_{mult} + 4T_{add} = 7t.u.$$

$$T_{Pipelined} = 4T_{add} = 4t.u.$$

$$M = \frac{7}{4}$$

If M doesn't divide the critical path evenly you have to use the "real M", i.e. how big is the actual reduction of the critical path.

Example: simple datapath







Power in sub- V_T with Pipelining

AMA = Addition-Multiplication-Addition





Figure 6.6.: Energy per cycle vs V_{DD} @ max freq. for the two designs corresponding to the pipelines

Power decreases up to a point and then increase due to increased overhead.

From PhD thesis *Design Space Exploration of Digital Circuits for Ultra-low Energy Dissipation* by Yasser Sherazi, January 2014

Parallel Processing



- reduce f and two samples \Rightarrow same throughput and reduced V_{DD}

Parallel Processing for Low Power

– Total capacitance, C, is increased by L

– To maintain the same sample rate f is reduced by 1/L

$$-f$$
 reduced $\Rightarrow V_{DD}$ can be reduced

Parallel Processing



$$P_{para} = \chi C_L \frac{f}{\chi} (\beta V_{DD})^2 =$$

Parallel Processing for Low Power

Sequential (critical path):



Propagation delay of the L-parallel system is given by

$$T_{par} = L \cdot T_{seq} \Rightarrow \frac{C_L \cdot \beta V_{DD}}{k(\beta V_{DD} - V_T)^2} = L \frac{C_L \cdot V_{DD}}{k(V_{DD} - V_T)^2}$$
$$L(\beta V_{DD} - V_T)^2 = \beta (V_{DD} - V_T)^2$$



Parallel Processing and Pipelining

 $P_{par,pipe} = 0.5f \times 2.35C \times (0.4V)^2 = 0.19P$



SP Design Summary - The Effect of Pipelining and Parallelization

We have seen that the power can be significantly reduced in a system using pipelining and parallelization.



End of Lecture 4