#### **Digital IC-Project and Verification**

# Static Timing Analysis (STA)

#### Liang Liu & Joachim Rodrigues

Liang Liu, EIT, LTH, Digital IC project and Verification

Static Timing Analysis

# Outline

- STA & PrimeTime Overview
- STA Using PrimeTime
  - Basic Concepts
  - PrimeTime Flow
- Suggestions

# **Static Timing Analysis**

- What's STA
  - STA is a method of validating the timing performance of a design by checking all possible paths for timing violations.
- Different with dynamical timing analysis
  - *Full coverage*: removes the possibility that not all critical paths are identified
  - *Higher speed*: especially for large complex designs
  - Slightly **pessimistic estimation**: e.g., wire load model

# **Static Timing Analysis**



#### Liang Liu, EIT, LTH, Digital IC project and Verification

#### **Static Timing Analysis**

#### **PrimeTime** - Overview

 PrimeTime is the *Synopsys* stand-alone full chip, gate-level static timing analyzer

- Widely-adopted in industry and academia, sign-off tools
- Controlled by Tool command language (TCL) compatible with DC

# PrimeTime - Input/Output

- Inputs:
  - Netlist file
    - Verilog/VHDL/EDIF
  - Delay format:
    - SPEF/SPF/SDF
  - Database file (DB):
    - Determine the cell delay
  - SDC file:
    - Define the design to PT
- Outputs:
  - Timing Analysis Reports



### PrimeTime - STA Flow



#### PrimeTime - Setup Design

- Set the search path and the link path set search\_path "lib path" set link\_library "\* design.db" set target\_library "design.db"
- Read the design and the libraries read\_verilog top\_level.v current\_design "top\_level"
- Link the top design link\_design

- Timing Violations
  - Setup violations happen when data changes less than t<sub>Setup</sub> before the rising edge of the clock.
    - The *maximum* data path is used to check setup violations
  - Hold violations are similar to setup violations but data changes less than thou after the rising edge of the clock.
    - The *minimum* data path is used to check hold violations



Figure from reference "PrimeTimeStatic Timing Analysis Tool", George Michael, 2006

Liang Liu, EIT, LTH, Digital IC project and Verification

Clock Period Constraint



 $T_{Combinational \, logic} + FF_{lauch}(clk \rightarrow Q) < Clock Period - FF_{tSetup} - Clock Uncertainty$  $T_{Combinational \, logic} + FF_{lauch}(clk \rightarrow Q) > FF_{tHold} + Clock Uncertainty$ 

• Clock Period Constraint (script)

```
create_clock -period 2 [get_ports clk_in]
# define a clock with a frequency of 500 MHz or 2ns period in PrimeTime
```

set\_clock\_uncertainty # [get\_clocks clk\_in]
# define delay between the clock branches (skew). For pre-layout

#### set\_propagated\_clock [all\_clocks]

# specifies that PrimeTime realized the latency for each clock path. This command should be used during post route analysis.

```
read sdc top level.sdc
```

• Input Delay

Specify the delay of external logic driving current design



#### Script:

set\_input\_delay -clock clk\_in -max #[get\_ports i\_\*]

Figure from reference "PrimeTimeStatic Timing Analysis Tool", George Michael, 2006

Liang Liu, EIT, LTH, Digital IC project and Verification

- Output Delay
  - Specify the delay of external logic driven by current design



#### Script:

set\_output\_delay -clock clk\_in -max #[get\_ports 0\_\*]

Figure from reference "PrimeTimeStatic Timing Analysis Tool", George Michael, 2006

Liang Liu, EIT, LTH, Digital IC project and Verification

#### **PrimeTime** - Path Delay Calculation

path delay = cell delay + net delay



- Cell delay is stored in files called Synopsys database files or db files.
   Database files are read into PrimeTime by the link\_path variable
- Net delay is stored in sdf file (post-layout) or calculated by PrimeTime by an internal delay calculator (pre-layout).

Script:

```
set link_library ``*.db"
read_parasitics -format SPEF top_level.spef.gz
read_sdf top_level.sdf
```

### **PrimeTime** - Working Condition





- Use the worst case delay when testing for setup violations
- Use the best case delay when testing for hold violations

#### Script:

set\_operating\_conditions <worst/best-case>

Operating condition is defined in library

Liang Liu, EIT, LTH, Digital IC project and Verification

#### **PrimeTime** - Timing Exception

- False Path
  - paths in a design were a designer would not want the timing arcs to be calculated
    - Paths not relevant to functional operation of the circuit
    - paths which are impossible to exercise
    - Paths cross different clock domains



- Report Timing
  - To reduce the size and complexity of the PrimeTime reports, it is recommended to break the design into groups



Report Timing (continued)

report\_timing -from -to

# If this commands is not used PrimeTime will default to the longest path (critical path) in the design

-path full\_path

# This option reports not only the data path but the launching and capturing clock path. Set\_propagated\_clocks must be set for this option to properly report the clock paths.

#### -delay {max|min}

# max: PrimeTime reports setup time/min: PrimeTime reports hold time

-max\_paths

# This variable states the total number of paths to be reported per group. The default is one.

• Report Violation

#### report\_constraints -all\_violators

# This command generates a summary of all paths that are violation setup and hold times as well as and any cells that violation a design rule such as fanout, capacitance, and transition. Viewing this one report will tell you if changes will need to be made to your design.

• Report Clock Timing

#### report\_clock\_timing -type skew -verbose

# This command will report clock skew, the difference between the longest and shortest clock insertion time, and allow the design to evaluate whether or not the clock tree must be re-synthesized. This is a powerful command can save the designer from numerous timing closure spins.

## PrimeTime - setup Reports

Point	Incr	Path
clock tck (rise edge)	0.00	0.00
clock network delay (ideal)	0.00	0.00
input external delay	15.00	15.00 r
tdi (in)	0.00	15.00 r
pads/tdi (pads)	0.00	15.00 r
pads/tdi_pad/Z (PAD1X)	1.32	16.32 r
pads/tdi_signal (pads)	0.00	16.32 r
ir_block/tdi (ir_block)	0.00	16.32 r
ir block/Ul/Z (AND2D4)	0.28	16.60 r
ir_block/U2/ZN(INV0D2)	0.33	16.93 f
ir block/U1234/Z (OR2D0)	1.82	18.75 f
ir_block/U156/ZN(NOR3D2)	1.05	19.80 r
ir_block/ir_reg0/D (DFF1X)	0.00	19.80 r
data arrival time		19.80

clock tck (rise edge)	30.00	30.00
clock network delay (ideal)	2.50	32.50
ir_block/ir_reg0/CP (DFF1X)		32.50 r
library setup time	-0.76	31.74
data required time		31.74
data required time		31.74
data arrival time		-19.80
slack (MET)		11.94

## **PrimeTime** - hold Reports

Point	Incr	Path
clock tck (rise edge)	0.00	0.00
clock network delay (propagated)	1.92	1.92
state_block/st_reg9/CP (DFF1X)	0.00	1.92 r
state_block/st_reg9/Q (DFF1X)	0.18	2.10 r
state_block/U15/Z (BUFF4X)	0.04*	2.14 r
state_block/bp_reg2/D (DFF1X)	0.06*	2.20 r
data arrival time		2.20
clock tck (rise edge)	0.00	0.00
clock network delay (propagated)	1.54	1.54
state_block/bp_reg2/CP (DFF1X)		1.54 r
library hold time	0.50	2.04
data required time		2.04
data required time		2.04
data arrival time		-2.20
***************************************		
slack (MET)		0.16

# Some suggestions

• Notes/comments are even more important

//				
// Design	: CARRIER SEN	SE		
// File Name	e : CARRIER_SI	ENSE.v		
// Purpose	: Model of CA	RRIER SENSE p	rocess in PCS (IE	EE Std 802.3)
// Limitatior	n : none			
// Errors	: none known			
// Include Fi	les: none			
// Author	: Liang Liu, <mark>liar</mark>	ng.liu@eit.lth.so	e, Lund Universi <sup>,</sup>	ty
// Simulator	· : ModelSim 6	.5		
//				
// Revision I	_ist:			
//+	+	-+	+	+
//  Version	Author	Date	Changes	I
//+	+	+	+	+
// 1.0	Liang Liu	2001/08/03	original create	ed
//  1.0	Liang Liu	2002/01/04	disable TX_EN	to CRS
//	l	I	in repeater mo	ode
//+	+	-+	+	+

# Some suggestions

• Name the files/signals

File name:

```
module file starts with "m_", test bench starts with "tb_"
e.g., netlist name "syn_" for DC out, "pr_" for Encounter out
Signals:
```

```
inputs starts with "i_"
outputs starts with "o_"
clocks starts with "clk_"
resets starts with "rst_"
```

```
register out put ends with "_r"
```

```
low-valid signal ends with "_n", e.g., rst_n
```

### Some suggestions

• Pre-/Post layout design

Getting experienced by comparing pre- and post- layout design

Set reasonable timing margin to avoid LARGE loop in design flow, e.g.,

- clock\_uncertainty : justify the value with post-layout report

 - clock\_period: post-layout period= pre-layout period+margin, depending on process technology

Meet timing requirement as early as possible

- keep in mind the delay information when design the circuits, e.g., pipeline schedule, parallel, et. al.

- set reasonable constraint for synthesis
- optimize the design at early stage of P&R



• http://www.eit.lth.se/index.php?ciuid=647&coursepage=3553

 SolvNet (support from Synopsys) <u>https://solvnet.synopsys.com/</u> documents (user guide), online case, et.al.

• Google

• Man command

# To start PrimeTime

- Change to the folder where you want to run PrimeTime, and execute *inittde dicp13* (more info @: www.eit.lth.se/cadsys/far130lnx.html)
- Initializes the environment and copies some setup files (if required)
- CAD tools initialization script creates several directories (good directory structure for project management)
  - /Desktop/project\_name
  - netlists (.v, .sdf, .spef, .sdc)
  - reports (setup.rpt, hold.rpt, violate.rpt, skew.rpt)
  - scripts (.tcl, .run)
  - Readme.txt
- Execute *pt\_shell -64bit* in the same terminal as inittde was executed
- Start\_gui

• http://www.eit.lth.se/index.php?ciuid=647&coursepage=3553

• Download provided input-files for PrimeTime (readme.txt)

• Fill the template *medianfilter\_pt\_timing.tcl* & run PrimeTime

#### **Digital IC-Project and Verification**

#### **Power Analysis**

#### Liang Liu & Joachim Rodrigues

Liang Liu, EIT, LTH, Digital IC project and Verification

**Power Analysis** 

# Outline

- Power Dissipation
- Power Analysis Using PrimeTime PX
  - Power analysis requirement
  - PrimeTime PX Flow
- General PrimeTime PX Script

## **Power Dissipation**

#### **CMOS Power = static power + dynamic power**

- Static Power: V\*I<sub>leak</sub>
  - source-to-drain sub-threshold *leakage current*
  - depend on voltage, temperature, transistor state ...
- Dynamic Power: switching power + internal power
  - switching power =  $\frac{1}{2}*(C_{int}+C_{load})*V^{2}*f$
  - short-circuits power = V\*I<sub>sc</sub>
  - *f*: state transition rate/I<sub>sc</sub>: short-circuits current/C<sub>load</sub>: total load capacitance/C<sub>int</sub>: internal capacitance

### **Power Dissipation**

**CMOS Power = static power + dynamic power** 



Figure from "Expanding the Synopsys PrimeTime Solution with Power Analysis", Synopsis, inc

Liang Liu, EIT, LTH, Digital IC project and Verification

Power Analysis

### Power Analysis Requirement



- Netlist: PT PX accepts gate-level netlist only
- Power model: cell models which specify both the static and dynamic power consumption internal to the cell.
- Signal activity: VCD (Value Change Dump) or SAIF (Switching Activity Interchange Format) file from post-layout simulation
- Net parasitic: SPEF (Standard Parasitic Exchange Format) file

## Power Analysis Modes



- Average-Power Analysis: the tool performs vector-free power analysis by using the default toggle rate. Fast but not accurate
- **Time-Based Power Analysis:** all the factors contributing to power consumption are supported in an accurate form. Peak and average power can be calculated, and detailed, time-based waveforms can be generated.

### **PrimeTime PX Flow**



Liang Liu, EIT, LTH, Digital IC project and Verification

**Power Analysis** 

#### PrimeTime PX - Setup PA mode

#### • Set the Power Analysis Mode

- set power\_enable\_analysis TRUE
- set power\_analysis\_mode time\_based/averaged

# PrimeTime PX – Link design

- Set the search path and the link path set search\_path "lib path" set link\_library "\*top\_design.db" set target\_library "top\_design.db"
- Read the design and the libraries read\_verilog top\_level.v current\_design "top\_level"
- Link the top design link\_design

#### PrimeTime PX – annotation & activity

#### • Annotate parasitic

read\_parasitics top\_level.spef

#### • Read switching activities

read\_vcd -strip\_path tb\_top\_design/u\_top\_design
./netlists/top\_design.vcd

# -strip\_path option isolates the switching activity related to the module of our focus and annotates the design with that activity

### **PrimeTime PX** – annotation

- Requirement
  - >90% covering rate is required for accurate power analysis

```
Summary:
Total number of nets = 115256
Number of annotated nets = 115256 (100.00%)
Total number of leaf cells = 97939
Number of fully annotated leaf cells = 97939 (100.00%)
```

### **PrimeTime PX** – power analysis

#### • Power analysis

check\_power update\_power

#### • Report power

report\_power -verbose -hierarchy > power.rpt

### PrimeTime PX – report

\*\*\*\*\*\*\*\*\*\*\*\*\*

Report : Time Based Power Design : m\_top\_siso\_detector\_la Version: F-2011.12-SP1 Date : Wed Feb 13 09:19:10 2013

#### Attributes

i - Including register clock pin internal power

u - User defined power group

	Internal Switching Leakage Total	Net Switching Power = 0.0620 (45.73%)
Power Group	Power Power Power Power ( %) Attrs	Cell Internal Power = 0.0684 (50.45%)
		Cell Leakage Power = 5.176e-03 (3.82%)
io_pad	0.0000 0.0000 0.0000 0.0000 ( 0.00%)	
memory	0.0000 0.0000 0.0000 0.0000 ( 0.00%)	Total Power = 0.1356 (100.00%)
black_box	0.0000 0.0000 0.0000 0.0000 ( 0.00%)	
clock_network	0.0137 4.982e-03 3.116e-05 0.0187 (13.76%)	X Transition Power = 0.0000
register	3.029e-03 1.298e-03 8.082e-04 5.136e-03 ( 3.79%)	Glitching Power = 7.229e-04
combinational	0.0518 0.0557 4.337e-03 0.1118 (82.45%)	
sequential	0.0000 0.0000 0.0000 0.0000 ( 0.00%)	Peak Power = 0.6758
		Peak Time = 172.303

• http://www.eit.lth.se/index.php?ciuid=647&coursepage=3553

• Download provided input-files for PrimeTime PX (readme.txt)

• Fill the template *medianfilter\_pt\_power.tcl* & run PrimeTime

# PrimeTime PX – spef

- Output Parasiticsin SoC Encounter
- @ shell

```
rcOut -spef ./netlists/top_level.spef
```

@ GUI: Timing->Extract RC

🔀 Extract RC	
- Save RC	
📕 Save Cap to ram_top.cap	
Save Setload to ram_top.setload	
Save Set Resistance to ram_top.setres	
Save SPF to ram_top.spf	
Save SPEF to ram_top.spef	
<u>O</u> K <u>Apply</u> <u>C</u> ancel	<u>H</u> elp

#### Liang Liu, EIT, LTH, Digital IC project and Verification

# Add Library (mem lib uses behavior model)

#### Simulate->Start Simulation

5.1175 5.1175 5.117	
Design VHDL Verilog Libraries SDF Others	4
Search Libraries ( -L )	1
focOh_a33_t33_generic_io	Add
fsc0h_d_generic_core	Modify
rscui_a_generic_core	Delete
Search Libraries First ( -Lf )	Add
Search Libraries First ( -Lf )	Add Modify
Search Libraries First ( -Lf )	Add Modify Delete
Search Libraries First ( -Lf )	Add Modify Delete

#### Liang Liu, EIT, LTH, Digital IC project and Verification

#### **Power Analysis**

#### Annotate SDF

		Start Simu	lation		
Design ) V	HDL Verilo	og Libraries S	DF Others		*
SDF Files					
					Add
					Modify
	м	Add SDF	Entry	(	×elete
	SDF File- /h/d2/y/ Apply to B	/eit-lli/Deskto Region ilter_tb/dut	p/DC/netl	Browse Delay max v	
-SDF Optic			ОК	Cancel	Le delay
Disable	e SDF warnir e SDF errors	ngs to warnings			
			(	ок	Cancel

#### Liang Liu, EIT, LTH, Digital IC project and Verification

#### **Optimization setup**

	M Optimization Options
Start Simulat	Visibility Libraries Options Coverage
Design VHDL Verilog Libraries SDF          Name         July work         July w	Design Object Visibility (+acc) <ul> <li>No design object visibility</li> <li>Apply full visibility to all modules(full debug mode)</li> <li>Customized visibility</li> <li>Module Access Flags Children Add</li> <li>Modify</li> <li>Delete</li> </ul> OK Cancel
Design Unit(s) work.cfg_syn_medianfilter_tb Optimization I Enable optimization	Resolution       Ins       Higher resolution, more accurate estimation       Optimization Options       OK     Cancel

#### Liang Liu, EIT, LTH, Digital IC project and Verification

#### Dump VCD File

vcd file ./nestlists/medianfilter.vcd vcd add –r /medianfilter\_tb/dut/\* run –all