



**LUND**  
UNIVERSITY

# Backend Tools

Place and Route

**STM 65nm**

Joachim Rodrigues  
Masoud Nouripayam

# Import Design

- This step will take a while. Be patient and pick exactly the files specified in the guide.
- It is possible to save/load settings using the Save button. Do this to avoid browsing for all files multiple times. This applies both to [Design Import](#) and [Create Analysis Configuration](#).
- It is important that all files are included and in the correct order. Look for possible errors in the command prompt.
- If you need to re-import your design the tool needs to be restarted.



# Import Design

- File -> Import Design
- You should enter:
  - Netlist + Top Cell
  - LEF files
  - IO file
  - Power
  - MMC definition file  
(Use Create Analysis Configuration).



# Import Design – LEF files

Folder for backend files:

Text

LEFs - Physical information (pins and Metal Layers)

TECH/cmos065\_7m4x0y2z\_AP\_Worst.lef - Header LEF

– CORE65<ProcessVTOption>\_5.1/CADENCE/LEF/  
CORE65<ProcessVTOption>\_soc.lef

– CLOCK65<ProcessVTOption>\_3.1/CADENCE/LEF/  
CLOCK65<ProcessVTOption>\_soc.lef

– PRHS65\_7.0.a/CADENCE/LEF/PRHS65\_soc.lef

– IO65LPHVT\_SF\_1V8\_50A\_7M4X0Y2Z\_7.0/CADENCE/LEF/  
IO65LPHVT\_SF\_1V8\_50A\_7M4X0Y2Z\_soc.lef

– IO65LP\_SF\_BASIC\_50A\_ST\_7M4X0Y2Z\_7.2/CADENCE/LEF/  
IO65LP\_SF\_BASIC\_50A\_ST\_7M4X0Y2Z\_soc.lef



# Import Design – Timing Files

- Folder for backend files:

Text

- Libs:

Clock dir: DESIGN\_KIT\_ROOT/CLOCK65<ProcessVToption>\_3.1/lib

Core dir: DESIGN\_KIT\_ROOT/CORE65<ProcessVToption>\_5.1/lib

Variation key for timing libraries

- <LibraryName>65<ProcessVToption>\_<corner>\_<Voltage>\_<temperature>\_<age>.lib
- LibraryName: CORE, CLOCK
- ProcessVToption: LPHVT, LPSVT, LPLVT, GPHVT, GPSVT, GPLVT (use same for all libraries)
- Corners: Worst Case (wc), nominal (nom), Best Case (bc),
- Voltage: 0.90V (wc) – 1.30V (bc)
- Temperature: -40°C (m40C) to 125°C (125C)
- Age: 10 years aging (10y)
- CORE65LPHVT\_wc\_1.05V\_m40C\_10y.lib



# Import Design - Memories

- Memories are found in memory directory.

\*.lef files in LEF directory

\*.lib files in lib directory



# Import Design

- After you have entered:
  - Netlist + Top Cell
  - LEF files
  - IO file
  - Power
- It should look something like this.
- First: Click **Save**.
- Afterwards: Click on **Create Analysis Configuration**

**Design Import (on khalid.fransg)**

**Netlist:**

Verilog  
 OA

Files:  ...

Top Cell:  Auto Assign  By User:

Library:

Cell:

View:

**Technology/Physical Libraries:**

OA  
 LEF Files

Reference Libraries:  ...

Abstract View Names:

Layout View Names:

LEF Files:  ...

**Floorplan**

IO Assignment File:  ...

**Power**

Power Nets:

Ground Nets:

CPF File:  ...

**Analysis Configuration**

MMMC View Definition File:  ...


Create Analysis Configuration ...

OK Save... Load... Cancel Help



# Import Design - Create Analysis Configuration


- The empty configuration looks like this.
- Feel free to read the wizard about Multi-mode-multi-corner.
- The idea is to analyze the designed chip in multiple environments at different manufacturing process variations. To make sure the fabricated chip works in all cases.
- We will now populate elements in the MMMC viewer.







# Import Design - Create Analysis Configuration

- Start by right clicking on Library set and select **New**.
- Create one set FF for best case timing
  - Add the best case timing libraries.
  - Shown on Previous slide, don't forget the memory files (not shown in figure).
- Create a similar set SS for worst case timing.



# Import Design - Create Analysis Configuration

- Continue to create two RC corners.
- Create one FF for best case timing
  - Change Temperature to  $-40^{\circ}\text{C}$ .
- Use  $125^{\circ}\text{C}$  for Worst Case (SS).



# Import Design - Create Analysis Configuration

- Create two OpConds.
- Name them:  
WCCOM – (SS) Worst Case  
BCCOM – (FF) Best Case
- These are operating conditions defined in the lib files, and therefore, named different.
- Use the Voltage and Temperature for the specific library.

The image shows a screenshot of the MMMC Browser (on khalid.fransg) interface. The main window is divided into two panes: 'Analysis View List' on the left and 'MMMC Objects' on the right. The 'Analysis View List' pane shows a tree structure with 'Analysis Views', 'Setup Analysis Views', and 'Hold Analysis Views'. The 'MMMC Objects' pane shows a tree structure with 'Library Sets', 'SS', 'Timing', 'SI', 'FF', 'Timing', 'SI', 'RC Corners', 'FF', 'Cap Table', 'T: -40', 'PreRoute Res: 1.0', 'PreRoute Cap: 1.0', 'PreRoute Clkres: 0.0', 'PostRoute Res: 1.0', 'PostRoute Xcap: 1.0', 'PostRoute Clkres: 0.0', 'PostRoute Clkcap: 0.0', 'QX Tech File', and 'SS', 'Cap Table', 'T: 125', 'PreRoute Res: 1.0', 'PreRoute Cap: 1.0', 'PreRoute Clkres: 0.0', 'PostRoute Res: 1.0'. A 'Save&C' button is visible at the bottom left of the main window.

Overlaid on the bottom right is a dialog box titled 'Add OP Cond (on khalid.fransg)'. The dialog box contains the following fields and values:


Name:	WCCOM
Library File:	ic_core_ss1p08v125c.lib
Process:	1.0
Voltage:	1.08
Temperature:	125.0

At the bottom of the dialog box are four buttons: 'OK', 'Apply', 'Close', and 'Help'.





# Import Design - Create Analysis Configuration

- Add two delay corners. FF, and SS.
- Choose the existing RC corner and corresponding Library Set.
- Enter the OpCond and copy the Opcond Lib from the previous OpCond dialog.




# Import Design - Create Analysis Configuration

- Now add the clock constraints from the SDC file (created during synthesis).



# Import Design - Create Analysis Configuration

- Now it is time to combine all this information.
- Create two Analysis views using the existing **Delay corner** and **Constraint Mode**.
- Select to SS Analysis View as Setup Analysis View
- Select to FF Analysis View as Hold Analysis View
- The design should look like the screenshot.
- Do not forget to save the MMMC file.



# Import Design

- It should now look something like this.
- First: Click **Save**.
- Afterwards: Click on **OK**
- Next time you can use **Load** instead, and skip browsing for all files.

**Design Import (on khalid.fransg)**

**Netlist:**

Verilog  
Files:  ...  
Top Cell:  Auto Assign  By User:

OA  
Library:   
Cell:   
View:

**Technology/Physical Libraries:**

OA  
Reference Libraries:  ...  
Abstract View Names:   
Layout View Names:

LEF Files  
 ...  ...

**Floorplan**

IO Assignment File:  ...

**Power**

Power Nets:   
Ground Nets:   
CPF File:  ...


**Analysis Configuration**

MMMC View Definition File:  ...




# Global Net Connect



- To connect the power networks:  
Power ->  
Connect Global Nets...
- Two types: Pin & TieHi/Low
- Power network, e.g., VDD connect to TIEHI, Pin VDD
- Ground network, e.g., GND connects to TIELO, Pin GND.
- Scope: Apply All








# Floorplan





- Resize floorplan to fit memories
- Floorplan -> Specify Floorplan
- The size of memories can be measured with the ruler tool. 
- To zoom use the zoom buttons: 
- Zoom in (z), Zoom out (shift+z), Fit to screen (f)
- Also right-click and drag a square to zoom in a to a desired area.





# Place and rotate memories

- Move memories by selecting movement tool  or press "Shift+R".
- Need to rotate memories to have pin connections inside the core.
- Rotate memories by edit properties for selected object by pressing "q".
- Orientation set to **R180** for 180 degree rotation.
- Afterwards change to normal pointer by selecting the arrow next to  or press "a".





# Add Halo

- Floorplan -> Edit Floorplan -> Edit Halo
- To create a ring around the memory macro, where no standard cells can be placed.
- Routing is still possible
- Be sure to specify a distance, e.g. 10  $\mu\text{m}$ .




# Cut Rows

- Floorplan -> Row -> Cut Core Row
- Deletes core rows beneath memories.
- NOTE: Be sure to select memories before cutting.
- Now is a good time to save the design:  
**File -> Save Design** –  
Data Type: Encounter
- To restore:  
**File -> Restore Design**
- By moving memories, the cut rows are shown.
- Use undo to move back.





# Power rings

- Power -> Power Planning -> Add Rings
- To add Power rings around core specify Width: 2, Spacing: 2, Offset 2.
- Use metal3 for Horizontal wires and metal4 for Vertical wires.




# Power rings

- Make sure that an entire ring is visible under the advanced tab.
- If applied correctly your design should look like this.




# Power rings

- Select the memory macros and select as in the figure.
- This will create a block ring around the memory block.
- Used to connect VDD and GND for memory.
- If memories are placed along the border of the die, some power-routing can be re-used.



# Power rings


- For the upper memory no extra power routes are necessary for the top and left sides.





# Power rings

- If successful the design should look like the picture.
- If not, type the command: "deleteAllPowerPreroutes", use Tab key to autocomplete.
- This command clears all power routing.





```
velocity 3> deleteAllPowerPreroutes
```




# Power stripes

- Power -> Power Planning -> Add Stripes
- Select metal4 for vertical and metal3 for horizontal





# Place well taps

- Place -> Physical Cell -> Add well Tap
- Adds contacts for well and substrate.
- Use cell FILLER4ELD
- Use a spacing of 25 $\mu\text{m}$ .
- Prefix WELLTAP





# Place standard cells

- Place -> Specify -> Placement Blockage
- Place -> Place Standard cells
- Change from "Floorplan view" to "Physical view" to see placed cells:





# Place standard cells

- Zoom in close to a crossing of two metal stripes in the middle of the die.
- Hide signal wires by expanding "Net" in the right hand control "Layer Control" and untick "Net".
- You should see that no cells are placed underneath metal stripes.
- Like in the lower figure.
- Now show the nets again.




# Design Clock

- Clock -> Synthesize Clock
- Click on Gen Spec and add all cells
- Second time use the (...) button to open your **.CTSTCH** file.




# Design Clock


- Now the synthesized clock with clock buffers and including a trial route of the remaining signals nets is shown.
- Type "deleteTrialRoute" to delete the trial route and only show the clock net.



**With trial Route**





**Only clock net**



# Design Clock


- It is possible to highlight the clock tree:  
Clock -> Display -> Display Clock Tree...
- Choose all clocks and All Level
- Clear it with  
Clock -> Display -> Clear Clock Tree Display.
- To see which buffers and inverters are used in the clock tree, use the clock tree Browser:  
Clock -> Browse Clock Tree





# IO Filler cells

- Before placing IO-fillers the pads need to be aligned on a  $0.4\mu\text{m} \times 0.4\mu\text{m}$  grid. As the width of minimum filler is  $0.4\mu\text{m}$ .
- Select all pads in the top row except the right corner pad.
- Floorplan -> Edit Floorplan -> Space
- Enter a spacing value similar to the current spacing (Use ruler "k" to measure).
- Choose "Horizontal Spacing" and "Fix Left". For Right and Left side use "Vertical spacing".
- Verify with ruler that distance is a multiple of  $0.4\mu\text{m}$ .



# IO Filler cells

- Place -> Physical Cells -> Add I/O Filler



I/O Filler cells:

- Use IOFILLER<1, 2, 4, 8, 16, 32, 64>\_ST\_SF\_LIN

Filler cells:


- Use FILLERPFOP<8, 9, 12, 16, 32, 64> -  
And HS65\_L(H|S|L)\_FILLERPFOP<1-4>

- Prefix: IO\_FILLER
- Select which side to add to:  
Top/Bottom/Right/Left.
- The screen does not auto-refresh  
(press "f").
- Add to all sides.






# IO Filler cells

- If successful design should look as in picture.





# Special Route

- Route -> Spceial Route
- Routes GND and VDD net for powering of standard cells.




# Route normal nets

- Route -> Nanoroute -> Route
- Run with default options.



# Analyze Timing

- Before adding fillers we need to make sure that we meet timing, both setup and hold.
- **Timing -> Report Timing**
- Choose which design stage we are in, at this point Post-Route.
- Select both Setup and Hold, one after each other.



# Analyze Timing cont'd

- Make sure that we have no setup nor hold violations.
- WNS stands for Worst Negative Slack
- TNS stands for Total Negative Slack.
- If we do we need to run optimize timing, to solve this issue.

-----  
optDesign Final Summary  
-----

Setup mode	all	reg2reg	in2reg	reg2out	in2out	clkgate
WNS (ns):	5.242	5.242	15.707	N/A	N/A	N/A
TNS (ns):	0.000	0.000	0.000	N/A	N/A	N/A
Violating Paths:	0	0	0	N/A	N/A	N/A
All Paths:	83	75	8	N/A	N/A	N/A


  

Hold mode	all	reg2reg	in2reg	reg2out	in2out	clkgate
WNS (ns):	-0.019	-0.019	0.074	N/A	N/A	N/A
TNS (ns):	-0.041	-0.041	0.000	N/A	N/A	N/A
Violating Paths:	4	4	0	N/A	N/A	N/A
All Paths:	83	75	8	N/A	N/A	N/A



# Fix Timing Violations

- Optimize -> Optimize Design
- Select your design stage, Post-Route.
- Select which violation you which to fix, such as Hold.
- Make sure to fix Max Cap, Max Tran and Max Fanout as well.
- TIP: Do not run all things at once.





# Fix Timing Violations cont'd

- Make sure that all violations are fixed.
- If not re-run optimize timing, and select the method to fix.
- If running only setup time make sure to run analyze timing for hold violations afterwards.

-----  
optDesign Final Summary  
-----

Setup mode	all	reg2reg	in2reg	reg2out	in2out	clkgate
WNS (ns):	5.049	5.049	15.699	N/A	N/A	N/A
TNS (ns):	0.000	0.000	0.000	N/A	N/A	N/A
Violating Paths:	0	0	0	N/A	N/A	N/A
All Paths:	83	75	8	N/A	N/A	N/A

-----

Hold mode	all	reg2reg	in2reg	reg2out	in2out	clkgate
WNS (ns):	0.008	0.008	0.077	N/A	N/A	N/A
TNS (ns):	0.000	0.000	0.000	N/A	N/A	N/A
Violating Paths:	0	0	0	N/A	N/A	N/A
All Paths:	83	75	8	N/A	N/A	N/A

-----



# Fix Timing Violations cont'd

- If no reg2out, in2reg paths are found, input delay and/or output delay are missing.
- See synthesis slides.

optDesign Final Summary

Setup mode	all	reg2reg	in2reg	reg2out	in2out	clkgate
WNS (ns):	5.049	5.049	15.699	N/A	N/A	N/A
TNS (ns):	0.000	0.000	0.000	N/A	N/A	N/A
Violating Paths:	0	0	0	N/A	N/A	N/A
All Paths:	83	75	8	N/A	N/A	N/A

Hold mode	all	reg2reg	in2reg	reg2out	in2out	clkgate
WNS (ns):	0.008	0.008	0.077	N/A	N/A	N/A
TNS (ns):	0.000	0.000	0.000	N/A	N/A	N/A
Violating Paths:	0	0	0	N/A	N/A	N/A
All Paths:	83	75	8	N/A	N/A	N/A





# Another note on Timing Violations

- If timing violations are still seen after multiple runs with a larger design, what to do?
- Run Optimize Timing after each design stage, i.e:
  - After placement (before Clock Tree Synthesis) Pre-CTS
  - After Clock Tree Synthesis – Post-CTS
  - After Routing – Post-Route
- Try using incremental optimization for hold after the setup optimization.
- Reduce clock speed.
- Increase die size, i.e., have a lower die utilization.




# Add Filler cells

- Place -> Physical Cells -> Add Filler.
- Be sure to select the largest fillers first to use them when possible



# Add Filler cells

- Final design should look as in picture if Metal 1 is set to not visible in the drawer in the right hand side of Encounter.



# Export Netlist and SDF

- To simulate your design in Modelsim with correct timing annotation, you need to export a netlist (your design) and SDF (Synopsys Delay Format, timing annotation).




- **Timing -> Write SDF**

- Be sure to untick Ideal Clock
- This dialog runs the "write\_sdf" command in the background. However, to avoid errors in ModelSim, use this "write\_sdf" command in your script:

```
write_sdf -version 2.1 -interconn nooutput file.sdf
```

- **File -> Save -> Netlist**

- It is also possible to save SPF, SPEF for further use in Power and Timing analysis.
- **Timing -> Extract RC** (Chose which RC corner to output.)



# Save Design and Restore Design

- To save and restore your design use:
- Save
  - File -> Save Design
- Restore
  - Design -> Restore Design



# Re-run entire placement

- When developing a chip, placement might be run many times and each individual step may take a long time, and a few hours is not uncommon.
- To avoid waiting for each step to finish running a script is easier.
- Encounter saves all commands entered in a file called **encounter.cmd** with an added digit for every run, i.e. **encounter.cmd23** if you you are running for the 23<sup>rd</sup> time in the same directory.
- **IMPORTANT!** Don't re-run this file directly as it contains every single change performed, including zooming in and out.
- Copy the file and remove unnecessary commands, e.g., zoom, fit.
- Type **source filename.cmd** to execute an encounter script.

