




What was a computer?



Annie Easley, human computer, NASA 1955



Later FORTRAN programmer, such as code for the Centaur rocket which delivered Cassini to space.




Photo: www.nasa.gov



UNIVERSITY


Which one is the first computer machine?




ENIAC



Z1 Replica







Jacquardloom (1801)




Automatic music



Today: still holes in plates!



Z3



Plankalkül

```


P1 max3 (V0[:8.1],V1[:8.2],V2[:8.1]) => R0[:8.1]
max(V0[:8.5],V1[:8.4]) => Z1[:8.3]
max(Z1[:8.6],V2[:8.2]) => R0[:8.2]
END
P2 max (V0[:8.6],V1[:8.3]) => R0[:8.1]
V0[:8.0] => Z1[:8.4]
(Z1[:8.0] < V1[:8.3]) -> V1[:8.2] => Z1[:8.3]
Z1[:8.3] => R0[:8.2]
END

```



Number of Operation	Nature of Operation	Variables acted upon	Variables receiving results	Indication of change in the value on any Variable	Statement of Results	Data								
						1V_1	1V_2	1V_3	0V_4	0V_5	0V_6	0V_7	0V_8	0V_9
						○	○	○	○	○	○	○	○	○
						0	0	0	0	0	0	0	0	0
						1	2	4	0	0	0	0	0	0
						1	2	n						
1	x	${}^1V_2 \times {}^1V_3$	${}^1V_4, {}^1V_5, {}^1V_6$	$\begin{cases} {}^1V_2 = {}^1V_2 \\ {}^1V_3 = {}^1V_3 \\ {}^1V_4 = {}^1V_4 \\ {}^1V_5 = {}^1V_5 \\ {}^1V_6 = {}^1V_6 \end{cases}$	$= 2n \dots\dots\dots$		2	n	2n	2n	2n			
2	-	${}^1V_4 - {}^1V_1$	${}^2V_4 \dots\dots\dots$	$\begin{cases} {}^1V_4 = {}^2V_4 \\ {}^1V_1 = {}^1V_1 \end{cases}$	$= 2n - 1 \dots\dots\dots$	1			$2n - 1$					
3	+	${}^1V_5 + {}^1V_1$	${}^2V_5 \dots\dots\dots$	$\begin{cases} {}^1V_5 = {}^2V_5 \\ {}^1V_1 = {}^1V_1 \end{cases}$	$= 2n + 1 \dots\dots\dots$	1				$2n + 1$				
4	÷	${}^2V_5 \div {}^2V_4$	${}^1V_{11} \dots\dots\dots$	$\begin{cases} {}^2V_5 = {}^0V_5 \\ {}^2V_4 = {}^0V_4 \end{cases}$	$= \frac{2n-1}{2n+1} \dots\dots\dots$				0	0				
5	÷	${}^1V_{11} \div {}^1V_2$	${}^2V_{11} \dots\dots\dots$	$\begin{cases} {}^1V_{11} = {}^2V_{11} \\ {}^1V_2 = {}^1V_2 \end{cases}$	$= \frac{1}{2} \cdot \frac{2n-1}{2n+1} \dots\dots\dots$		2							
6	-	${}^0V_{13} - {}^2V_{11}$	${}^1V_{13} \dots\dots\dots$	$\begin{cases} {}^2V_{11} = {}^0V_{11} \\ {}^0V_{13} = {}^1V_{13} \end{cases}$	$= -\frac{1}{2} \cdot \frac{2n-1}{2n+1} = A_0 \dots\dots\dots$									
7	-	${}^1V_3 - {}^1V_1$	${}^1V_{10} \dots\dots\dots$	$\begin{cases} {}^1V_3 = {}^1V_3 \\ {}^1V_1 = {}^1V_1 \end{cases}$	$= n - 1 (= 3) \dots\dots\dots$	1		n						
8	+	${}^1V_2 + {}^0V_7$	${}^1V_7 \dots\dots\dots$	$\begin{cases} {}^1V_2 = {}^1V_2 \\ {}^0V_7 = {}^1V_7 \end{cases}$	$= 2 + 0 = 2 \dots\dots\dots$		2					2		
9	÷	${}^1V_6 \div {}^1V_7$	${}^3V_{11} \dots\dots\dots$	$\begin{cases} {}^1V_6 = {}^1V_6 \\ {}^0V_{11} = {}^3V_{11} \end{cases}$	$= \frac{2n}{2} = A_1 \dots\dots\dots$						2n	2		
10	x	${}^1V_{21} \times {}^3V_{11}$	${}^1V_{12} \dots\dots\dots$	$\begin{cases} {}^1V_{21} = {}^1V_{21} \\ {}^3V_{11} = {}^3V_{11} \end{cases}$	$= B_1 \cdot \frac{2n}{2} = B_1 A_1 \dots\dots\dots$									
11	+	${}^1V_{12} + {}^1V_{13}$	${}^2V_{13} \dots\dots\dots$	$\begin{cases} {}^1V_{12} = {}^0V_{12} \\ {}^1V_{13} = {}^2V_{13} \end{cases}$	$= -\frac{1}{2} \cdot \frac{2n-1}{2n+1} + B_1 \cdot \frac{2n}{2} \dots\dots\dots$									
12	-	${}^1V_{10} - {}^1V_1$	${}^2V_{10} \dots\dots\dots$	$\begin{cases} {}^1V_{10} = {}^2V_{10} \\ {}^1V_1 = {}^1V_1 \end{cases}$	$= n - 2 (= 2) \dots\dots\dots$	1								
13	-	${}^1V_6 - {}^1V_1$	${}^2V_6 \dots\dots\dots$	$\begin{cases} {}^1V_6 = {}^2V_6 \\ {}^1V_1 = {}^1V_1 \end{cases}$	$= 2n - 1 \dots\dots\dots$	1					$2n - 1$			
14	+	${}^1V_1 + {}^1V_7$	${}^2V_7 \dots\dots\dots$	$\begin{cases} {}^1V_1 = {}^1V_1 \\ {}^1V_7 = {}^2V_7 \end{cases}$	$= 2 + 1 = 3 \dots\dots\dots$	1						3		
15	÷	${}^2V_6 \div {}^2V_7$	${}^1V_8 \dots\dots\dots$	$\begin{cases} {}^2V_6 = {}^2V_6 \\ {}^2V_7 = {}^2V_7 \end{cases}$	$= \frac{2n-1}{3} \dots\dots\dots$						$2n - 1$	3	$\frac{2n-1}{3}$	
16	x	${}^1V_8 \times {}^3V_{11}$	${}^4V_{11} \dots\dots\dots$	$\begin{cases} {}^1V_8 = {}^0V_8 \\ {}^3V_{11} = {}^4V_{11} \end{cases}$	$= \frac{2n}{3} \cdot \frac{2n-1}{3} \dots\dots\dots$								0	
17	-	${}^2V_6 - {}^1V_1$	${}^3V_6 \dots\dots\dots$	$\begin{cases} {}^2V_6 = {}^0V_6 \\ {}^1V_1 = {}^1V_1 \end{cases}$	$= 2n - 2 \dots\dots\dots$	1					$2n - 2$			

Charles Babbage



What is necessary to play a game?




What is necessary to learn a game?



Selflearning?





AI?



Thanks to:




Youtube video


- standupmaths :
 - MENACE: the pile of matchboxes which can learn
- https://www.youtube.com/watch?v=R9c-_neaxeU




Turing machine



Turing machine



State machine



aturingmachine.com




Church-Turing Hypothesis

“The evidence seems to indicate that every algorithm for any computing device has an equivalent Turing machine algorithm .”



aturingmachine.com





Development driven by increased demands.

- Mechanics -> Electromechanics -> Valves -> discrete semiconductors (Transistors) -> Integrated circuits)
- Driving forces: Speed, reliability, weight
 - Decyphering
 - Defense industry
 - Space industry
 - Commercial applications
 - etc.




Collossus: First electronic digital programmable computer





“Real” computers




von Neumann architecture










Motherboard




Microprocessor



Inel i7 chip photo






Integer Execution Core

- (1) uOp Dispatch unit & Replay Buffer Dispatches up to 6 uOps / cycle
- (2) Integer Renamed Register File 128 entries of 32 bit + 6 status flags 12 read ports and six write ports
- (3) Databus switch & Bypasses to and from the Integer Register File.
- (4) Flags, Write Back
- (5) Double Pumped ALU 0
- (6) Double Pumped ALU 1
- (7) Load Address Generator Unit
- (8) Store Address Generator Unit
- (9) Load Buffer (48 entries)
- (10) Store Buffer (24 entries)




Intel i9




AMD Ryzen Core Complex (CCX)

- Core and L3 flexibility
- High-bandwidth low-latency data transfer
- Utilize upper level metals for high frequency data transfer
- Design for reuse
- Potential variants



AMD Ryzen Core Functional Units

- 64KB IC
- 32KB DC
- ~20 tiles, <0.7m instances
- ROM for uCODE
- 5 L1 RAM variants




Moore's Law

Antalet transistorer
per chip dubblas
varje år. (1965)


Antalet transistorer
per chip dubblas
vartannat år. (1975)




Gordon Moore
En av Intels grundare





Moore's law: updating




New processes






Venus



NASA Venus rover



END

