Oversampling and Low-Order $\Delta \Sigma$ Modulators

## Pietro Andreani

Dept. of Electrical and Information Technology Lund University, Sweden

Principle of oversampling

- Noise shaping
- $1^{\text {stt}}$-order $\Sigma \Delta$ modulator
- $\quad 2^{\text {nd }}-o r d e r ~ \Sigma \Delta$ modulator
- Effect of op-amp non-idealities



## Principle of oversampling

Key feature: if signal band occupies only a small fraction of Nyquist, it is possible to remove the large fraction of quantization noise outside the signal band, improving the SNR; assuming white q-noise spectrum, we obtain

$$
V_{n, B}^{2}=\frac{\Delta^{2}}{12} \frac{2 f_{B}}{f_{s}}=\frac{V_{r e f}^{2}}{12 \cdot 2^{2 n}} \cdot \frac{1}{O S R}
$$

where $\operatorname{OSR}=\left(f_{s} / 2\right) / f_{B}$ is the oversampling ratio. The ENOB becomes

$$
E N O B=n+0.5 \log _{2} O S R
$$



## Principle of oversampling - II

An increase of the OSR by 4 yields one extra bit in resolution - not dramatic; however, if oversampling is used to relax the anti-aliasing filter, the improvement comes for free!

Oversampling is very effective in the analog world, but is a waste of power in the digital $\rightarrow$ sampling rate is reduced by decimation
Decimation by $k \rightarrow$ one out of $k$ samples is used $\rightarrow$ equal to downsampling $\rightarrow$ high-frequency regions of the Nyquist band are aliased into the "reduced-by- $k$ " base-band $\rightarrow$ digital noise at those high frequencies must be filtered off to obtain the SNR improvement - such anti-aliasing filter (prior to decimation, running at the ADC frequency) would be needed anyway to remove the HF noise


## Evolution

Left $\rightarrow$ equivalent to previous algorithm; Right $\rightarrow$ derivative at input has been removed $\rightarrow$ integrator operates on signal error, not on estimated signal $\rightarrow$ response changed from high-pass to low-pass

Right $\rightarrow$ algorithm performs an integration (sum, sigma) of the difference (delta) at its input $\rightarrow \Sigma \Delta$ (or $\Delta \Sigma$ ) modulator

More exactly, this is a first-order $\Sigma \Delta$ modulator, as it uses only one integration

The key advantage of $\Sigma \Delta$ modulators is that they shape q-noise, greatly improving the SNR


## Noise shaping - II

General model (left) $\rightarrow$ linearized with additive q-noise (right)

$$
\begin{gathered}
{[X-Y \cdot B(z)] A(z)+\varepsilon_{Q}=Y \quad \rightarrow \quad Y=\frac{X \cdot A(z)}{1+A(z) B(z)}+\frac{\varepsilon_{Q}}{1+A(z) B(z)}} \\
\text { signal transfer function (STF) } \\
Y=X \cdot \vec{S}(z)+\varepsilon_{Q} \cdot N(z)
\end{gathered}
$$

STF should be low pass, and NTF high pass - often $B=1 \rightarrow$ A must be integrator-like


## First-order modulator

Integration $\rightarrow H(z)=\frac{z^{-1}}{1-z^{-1}}$ (Euler-forward in this case)

$$
Y(z)=[X(z)-Y(z)] \frac{z^{-1}}{1-z^{-1}}+\varepsilon_{Q}(z) \quad \rightarrow \quad Y(z)=X(z) \cdot z^{-1}+\varepsilon_{Q}(z) \cdot\left(1-z^{-1}\right)
$$

STF is just a one-sample delay, while the NTF is

$$
N T F(\omega)=1-e^{-j \omega T}=2 j e^{-j \omega T / 2} \frac{e^{j \omega T / 2}-e^{-j \omega T / 2}}{2 j}=2 j e^{-j \omega T / 2} \sin (\omega T / 2)
$$

$\rightarrow$ at low frequencies the NTF is very small (but $x 2$ at maximum $\rightarrow x 4$ in power) $\rightarrow q$-noise is high-frequency shaped!


## First-order modulator and noise

Calling $v_{n, Q}^{2}$ the q-noise power spectral density, the q-noise power inside the band $f_{B}$ is

$$
V_{n}^{2}=v_{n, Q}^{2} \int_{0}^{f_{B}} 4 \sin ^{2}(\pi f T) d f \approx v_{n, Q}^{2} \int_{0}^{f_{B}} 4(\pi f T)^{2} d f=v_{n, Q}^{2} \frac{4 \pi^{2}}{3} f_{B}^{3} T^{2}
$$

However, $\quad v_{n, Q}^{2}=\frac{\Delta^{2}}{12\left(f_{s} / 2\right)}, \quad T=\frac{1}{f_{s}} \rightarrow V_{n}^{2}=\frac{\Delta^{2}}{12} \frac{\pi^{2}}{3}\left(\frac{f_{B}}{f_{s} / 2}\right)^{3}=\frac{\Delta^{2}}{12} \frac{\pi^{2}}{3}(O S R)^{-3}$
If the ADC has $k$ thresholds (which means that the DAC generates $k+1$ levels between $\mathrm{V}_{\text {ref }}$ and 0 ), the quantization step is

$$
V_{D A C}(i)=i \frac{V_{r e f}}{k}, \quad i=0 \ldots k ; \quad \Delta=\frac{V_{r e f}}{k}
$$

At full scale, we have $\quad \frac{\Delta^{2}}{12}=\frac{V_{r e f}^{2}}{12 k^{2}}, \quad V_{\text {sin }}^{2}=\frac{V_{r e f}^{2}}{8} \quad$, and maximum SNR is

$$
S N R_{\Sigma \Sigma, 1}=\frac{12}{8} k^{2} \frac{3}{\pi^{2}} O S R^{3}
$$

## ${ }^{\text {st }}$ order single-bit SC modulator

Samples the input during $\Phi_{1}$, and injects the difference between input and DAC output during $\Phi_{2} ;$ ADC is a comparator, DAC connects to either $+\mathrm{V}_{\text {ref }}$ or $-\mathrm{V}_{\text {ref }}$; the plot shows the $\pm 1$ output sequence for an input sine with amplitude 0.634 - output is mainly $+1(-1)$ when the input is close to maximum (minimum); when the input is close to 0 , the two output states are equally represented - in general, the output looks very different from the input, but nevertheless the average of the bit stream follows the input

It is also intuitively clear that a large amount of high-frequency noise is generated by this output sequence


## Qualitative considerations

1) integrator output is bounded only if input is (on average) zero $\rightarrow$ DAC output tracks (on average) the modulator input
2) While q-noise is zero at DC, the total q-noise power is actually doubled by shaping! (but, to repeat, most of it is filtered off)
3) Oversampling improves SNR adopting a sampling rate much higher than required by Nyquist $\rightarrow$ smart dynamic averaging performed on very many signal samples, disregarding higher frequencies
4) Input amplitude between two consecutive q-levels $\rightarrow$ output changes between these two levels, in such a way as to give an average output equal to the input - it does so (hopefully) without repeated patterns, since the input changes during the conversion - anyway, the operation can be seen as an interpolation between the two levels - virtually, the modulator adds extra steps in the input-output transfer

## Example 6.1

$\mathrm{V}_{\mathrm{FS}}=1 \mathrm{~V}, 3 \mathrm{~b}$ quantizer $\rightarrow \Delta=1 / 8 \rightarrow$ q-noise power of $\Delta^{2} / 12=0.0013 \rightarrow$ with an FFT with $2^{14}$ samples, the power in each of the $2^{14 / 2}$ bins is $1.6 \cdot 10^{-7}$ $\rightarrow$ close to Nyquist, the power is 4 times higher

DC input $\rightarrow$ for some critical values, $q$-noise is not well shaped, but rather displays large tones with some shaping in between


## Qualitative considerations - II

5) if DAC non-linearity affects two (large) consecutive steps $\rightarrow$ resolution is still very good, but linearity does not improve (see right)
6) any limit affecting the digital signal produced by the ADC (e.g., noise and errors on the thresholds) is much alleviated by the feedback loop - indeed, the ADC output must be referred to the integrator input, and then to the modulator input $\rightarrow$ divided by the integrator gain, very high in the band of interest
7) this is not true for the DAC, which is in the feedback path $\rightarrow$ errors injected directly at the modulator input $\rightarrow$ DAC linearity is not relaxed! (i.e. method reduces \# of levels, but not their accuracy requirement) -14 bits often targeted $\rightarrow$ DAC linearity is bottleneck


## 1-bit quantization

A line connecting many points is typically broken (i.e., non-linear), but a line connecting only two points is surely straight!! $\rightarrow$ if DAC has only two levels, no linearity problem arises $\rightarrow$ we need a 1-bit ADC (i.e. a comparator) and two reference levels ( 0 and $\mathrm{V}_{\text {ref }}$, or $-\mathrm{V}_{\text {ref }}$ and $\mathrm{V}_{\text {ref }}$ )
However, problematic for two reasons: 1 ) $q$-step is as large as whole dynamic range, and converter relies only on OSR for high SNR $\rightarrow$ OSR must be very high; 2) one fundamental condition for assuming white $q$ noise, i.e. many q-levels, is not met $\rightarrow$ in fact, $q$-noise often appears concentrated at a few frequencies only, which may fall into the signal band

## Dithering

Higher-order modulators and a busy input (as it normally happens, instead of a DC) make things less critical $\rightarrow$ however, the risk remains, especially for 1-bit quantization
Tones $\rightarrow$ limit cycles in the state space of the modulator (oscillations)
Noise $\rightarrow$ forces a chaotic behavior, may break limit cycles
Auxiliary input to inject a signal able to break the limit cycles (without affecting the SNR etc, at least ideally) $\rightarrow$ dithering
Two possibilities: 1) inject a small out-of-band sine/square wave, which is removed by filtering together with the quantization noise; this signal must be as low as possible, since it reduces the dynamic range at the input; 2) inject a noise-like signal, whose contribution should not degrade the SNR (shaped spectrum); the electronic noise may be sufficient by itself

## Quantization error and idle tones

Assume a first-order 1-b $\Delta \Sigma$ modulator with a DC input signal of amplitude $\Delta \cdot n / m$, where $\Delta$ is the quantization error and $n, m$ are integers, $m>n \rightarrow$ the modulator output is a pattern of $n 1$ 's with a period of $m$ clock cycles $\rightarrow$ spurious tones at $\mathrm{f}_{\mathrm{s}} / m$ and its multiples $\rightarrow$ so-called idle tones
The quantization error is also periodic, see below, with $m=37$ and $n=23$ $\left(\mathrm{V}_{\text {ref }}= \pm 1 \mathrm{~V}\right)$


## Dithering - II

The dithering signal is usually a bipolar signal, $\pm \mathrm{V}_{\text {dith }}$, with constant amplitude and sign controlled by a pseudo-random bit-stream generator

a) injection at input $\rightarrow$ necessary to shape the bit stream with a highpass filter $\left(1-z^{-1}\right)^{p}$
b) injection at output $\rightarrow$ the bit stream is shaped by the modulator itself; since the power of dither is $V_{\text {dith }}^{2} / 12$ (as it is white-noise-like), it is enough to use a dither amplitude $V_{\text {dith }}<\Delta$

## $2^{\text {nd }}$ order modulators

$1^{\text {st }}$ order $\rightarrow 1.5 b$ for an OSR doubling, and sometimes large noise tones $\rightarrow$ we can do better with $2^{\text {nd }}$ order $\rightarrow$ two cascaded integrators cause instability $\rightarrow$ one must be damped - two options: 1) conventional approximated integrator; 2) longer path that includes quantizer $\rightarrow$ option 1) and 2) yield respectively

1) $\quad R=\frac{P-R}{s \tau} \rightarrow Y=R+\varepsilon_{Q}=\frac{P}{1+s \tau}+\varepsilon_{Q}$
2) 

$$
Y-\varepsilon_{Q}=\frac{P-Y}{s \tau} \quad \rightarrow \quad Y=\frac{P}{1+s \tau}+\frac{s \tau \varepsilon_{Q}}{1+s \tau}
$$



Data Converters

## $2^{\text {nd }}$ order modulators - III

STF $\rightarrow$ simple delay; NTF $\rightarrow$ square of the $1^{\text {st }}$ order NTF, as expected If the integrators have gain errors $\rightarrow$ imperfect cancellations in the previous equation $\rightarrow$ parasitic denominators appear in both STF and NTF $\rightarrow$ negligible for small gain errors
NTF on unit circle is $N T F(\omega)=\left(1-e^{-j \omega T}\right)^{2}=-4 e^{-j \omega T} \sin ^{2}(\omega T / 2)$, and the noise power becomes (assuming again $\omega T / 2$ small)

$$
\begin{aligned}
V_{n}^{2} & =v_{n, Q}^{2} \int_{0}^{f_{B}} 16 \sin ^{4}(\pi f T) d f \approx v_{n, Q}^{2} \int_{0}^{f_{B}} 16(\pi f T)^{4} d f=v_{n, Q}^{2} \frac{16 \pi^{4}}{5} f_{B}^{5} T^{4} \\
v_{n, Q}^{2} & =\frac{\Delta^{2}}{12\left(f_{s} / 2\right)}, \quad T=\frac{1}{f_{s}} \rightarrow V_{n}^{2}=\frac{\Delta^{2}}{12} \frac{\pi^{4}}{5}\left(\frac{f_{B}}{f_{s} / 2}\right)^{5}=\frac{\Delta^{2}}{12} \frac{\pi^{4}}{5}(O S R)^{-5} \\
S N R_{\Sigma \backslash, 2} & =\left.\frac{12}{8} k^{2} \frac{5}{\pi^{4}} O S R^{5} \quad S N R_{\Sigma \backslash, 2}\right|_{d B}=6.02 n^{\prime}+1.76-12.9+15.05 \log _{2}(O S R)
\end{aligned}
$$

Although we start with a "loss" of 12.9 dB , every doubling of the OSR yields a 2.5 b improvement in the SNR $\rightarrow$ great!

## $2^{\text {nd }}$ order modulators - II

Thus, $\quad Y=\frac{P}{1+s \tau}+\varepsilon_{Q} \quad$ or $\quad Y=\frac{P}{1+s \tau}+\frac{s \tau \varepsilon_{Q}}{1+s \tau}$
In the first case, q-noise is left unchanged; in the second, it is high-pass filtered; since the other integrator introduces one more zero, the second circuit secures a double zero in the NTF $\rightarrow$ very advantageous

Circuit on the right $\rightarrow$ two different integrator, with and without delay $\rightarrow$ optimal STF

$$
\left[(X-Y) \frac{1}{1-z^{-1}}-Y\right] \frac{z^{-1}}{1-z^{-1}}+\varepsilon_{Q}=Y \quad \rightarrow \quad Y=X \cdot z^{-1}+\varepsilon_{Q}\left(1-z^{-1}\right)^{2}
$$



## Circuit design issues - op-amp offset

The offset of the first integrator and of the DAC are added to the input signal and cause equal offsets at the output

The offset of the second integrator is referred to the input by dividing it by the gain of the first integrator, which is very large at DC $\rightarrow$ negligible impact

The ADC offset is also divided by the gain of one ore more integrators when it is referred to the input $\rightarrow$ negligible impact $\rightarrow$ opens up the possibility of positioning the ADC thresholds at optimal voltage levels

## Circuit design issues - finite op-amp gain

The DC gain of the op-amp is not infinite $\rightarrow$ we obtain

$$
\begin{aligned}
C_{2} V_{\text {out }}(n+1) \cdot\left(1+\frac{1}{A_{0}}\right) & =C_{2} V_{\text {out }}(n) \cdot\left(1+\frac{1}{A_{0}}\right)+C_{1}\left[V_{1}(n)-V_{2}(n+1)-\frac{V_{\text {out }}(n)}{A_{0}}\right] \\
\frac{V_{\text {out }}}{V_{1}-z^{-1} V_{2}} & =\frac{C_{1}}{C_{2}}\left(\frac{A_{0}}{1+A_{0}+C_{1} / C_{2}}\right) \frac{z^{-1}}{1-\frac{\left(1+A_{0}\right) C_{2}}{C_{1}+\left(1+A_{0}\right) C_{2}} z^{-1}}
\end{aligned}
$$

$\rightarrow$ gain error of $A_{0} /\left(1+A_{0}\right)$, and pole inside the unit circle:

$$
z_{p}=\left(1+A_{0}\right) /\left(1+A_{0}+C_{1} / C_{2}\right)
$$



## Finite op-amp gain - II

STF is only marginally affected; however, the NTF is not longer zero at DC, becoming

$$
N T F=\left(1-z_{p 1} z^{-1}\right)\left(1-z_{p 2} z^{-1}\right)
$$

and, at DC (i.e. $z=1) \quad N T F(D C)=\left(1-z_{p 1}\right)\left(1-z_{p 2}\right)$
If the two gains and the two caps are equal, we obtain NTF $=\left(1-\frac{1+A_{0}}{2+A_{0}} z^{-1}\right)^{2}$ Corner frequency at

$$
\begin{aligned}
& \frac{1+A_{0}}{2+A_{0}} e^{-s_{c} T}=1 \rightarrow e^{s_{c} T}=\frac{1+A_{0}}{2+A_{0}} \rightarrow s_{c} T=\ln \left(\frac{1+A_{0}}{2+A_{0}}\right) \\
& \omega_{c} T=-s_{c} T=\ln \left(\frac{2+A_{0}}{1+A_{0}}\right)=\ln \left(1+\frac{1}{1+A_{0}}\right) \approx \frac{1}{1+A_{0}} \\
& f_{c}=\frac{1}{2 \pi T} \frac{1}{1+A_{0}}=\frac{f_{s}}{2 \pi} \frac{1}{1+A_{0}}
\end{aligned}
$$

## Finite op-amp gain - III

The finite op-amp gain does not affect the NTF as long as $f_{B} \gg f_{c}$ $\rightarrow$ both gain and OSR must be set to satisfy the condition
$f_{B} \gg f_{c} \rightarrow f_{B} \gg \frac{f_{s}}{2 \pi} \frac{1}{1+A_{0}} \rightarrow \frac{f_{s}}{2} \cdot \frac{1}{\operatorname{OSR}} \gg \frac{f_{s}}{2 \pi} \frac{1}{1+A_{0}} \rightarrow \pi\left(1+A_{0}\right) \gg O S R$
resulting in a very relaxed op-amp gain demand for modulators with medium OSR


## Circuit design issues - finite op-amp gain

Simulations on a $2^{\text {nd }}$-order single-bit $\Sigma \Delta$ modulator with op-amps with $\mathrm{A}_{0}=100$ and sampling frequency of $2 \mathrm{MHz} \rightarrow$ corner frequency at 3 kHz , in very good agreement with theory

Further, as long as the condition $\pi\left(1+A_{0}\right) \approx 320 \gg O S R$ is verified, no SNR penalty is paid, compared to having $\mathrm{A}_{0}=100 \mathrm{k}$; however, 10 dB are lost if OSR=250



## Circuit design issues - finite op-amp bandwidth

Assuming a single-pole response, we have

$$
V_{\text {out }}(n T+t)=V_{\text {out }}(n T)+\Delta V_{\text {out }}\left(1-e^{-t \beta / \tau}\right)
$$

with $\beta=C_{2} /\left(C_{1}+C_{2}\right)$. The integration phase stops at $\mathrm{T} / 2$, causing an error on the final output of

$$
\varepsilon_{B W}=\Delta V_{\text {out }} e^{-T \beta / 2 \tau}
$$

The error is proportional to the signal itself $\rightarrow$ bad for linearity

## Finite op-amp slew-rate and bandwidth

Assuming an ideal SC integrator, an input step of $-\mathrm{V}_{\text {in }}$ would result in an output step of $\Delta V_{\text {out }}=V_{\text {in }} \cdot C_{1} / C_{2}$ - in contrast, a real op-amp has a slewing time of

$$
t_{\text {slew }}=\frac{\Delta V_{\text {out }}}{S R}-\tau
$$

At $\mathrm{t}=\mathrm{t}_{\text {slew, }}$, the output voltage differs from the final value by $\Delta V=S R \cdot \tau$, and evolves exponentially in the remaining fraction of $T / 2$; at $T / 2$, the error on the output voltage is

$$
\varepsilon_{S R}=\Delta V e^{-\left(T / 2-t_{\text {sew }}\right) / \tau}
$$

Thus, also in this case the error depends on the step itself $\rightarrow$ possible impact on linearity

All these equations can be used in a behavioral simulator to enormously speed up the study of the combined impact of finite bandwidth and finite slew rate for the op-amp

## Finite op-amp slew-rate and bandwidth - II

Ideal simulations show that the maximum changes at the output of the $1^{\text {st }}$ and $2^{\text {nd }}$ integrators are 0.749 V and $3.21 \mathrm{~V} \rightarrow$ with an $\mathrm{f}_{\mathrm{s}}$ of 50 MHz , we have $\quad S R_{1}>\Delta V_{\text {out }, 1} /(T / 2) \approx 75 \mathrm{~V} / \mu s \quad S R_{2}>\Delta V_{\text {out }, 2} /(T / 2) \approx 321 \mathrm{~V} / \mu s$ Ideally, $\mathrm{SNR}=72 \mathrm{~dB}$ with op-amp's $\beta \mathrm{f}_{\mathrm{T}}=100 \mathrm{MHz}, \mathrm{OSR}=64, \mathrm{f}_{\mathrm{in}}=160 \mathrm{kHz}$ if $S R_{1}=325 \mathrm{~V} / \mu s, S R_{1}=78 \mathrm{~V} / \mu \mathrm{s}$, the SNR does not change significantly; if $S R_{1}=73 \mathrm{~V} / \mu s$, the SNR is not much affected, but the non-linear output response gives rise to harmonic tones - finally, simulations show (as expected) that a performance degradation on the $2^{\text {nd }}$ integrator has a lower impact than on the 1st


## ADC/DAC non-idealities

Static/dynamic limitations on the ADC degrade performances:

$$
V_{A D C, \text { out }}=V_{A D C, \text { in }}+\varepsilon_{Q}+\varepsilon_{A D C}
$$

However, the modulator shapes $\varepsilon_{A D C}$ as well $\rightarrow$ if $\varepsilon_{A D C}<\varepsilon_{Q}$, which is easily accomplished, the ADC does not limit the overall performances

The DAC, on the other hand, lies in the feedback path $\rightarrow$ its nonidealities are at the modulator input $\rightarrow$ not shaped

DAC non-linearity is a big concern $\rightarrow 1$-bit DAC is inherently linear
The DAC is often implemented with switched capacitors $\rightarrow \mathrm{kT} / \mathrm{C}$ issue
If we assume that the sampled noise is white up to Nyquist, the minimum value for $\mathrm{C}_{\text {in }}$ in a $2^{\text {nd }}$-order modulator is (assuming that out-ofband noise is filtered off)

$$
v_{n, k T / C}^{2}=\frac{k T}{O S R \cdot C_{i n}}<\frac{V_{r e f}^{2}}{12 \cdot k^{2}} \frac{\pi^{4}}{5} \frac{1}{O S R^{5}}
$$

## Single-bit vs. multi-bit

High SNR with single-bit $\Delta \Sigma \rightarrow$ high-order modulators (stability issue) and/or high OSR

High OSR, and bandwidth of the op-amps has to be higher than clock frequency $\rightarrow$ ok for audio or instrumentation applications

Usable $\mathrm{V}_{\text {ref }}$ with single-bit is a small fraction of the supply voltage, since the swing at the op-amp outputs is rather large

Assuming that the dynamic range at the op-amp output is $\alpha V_{D D}$, and that a $-6 \mathrm{~dB}_{\text {FS }}$ sine gives rise to a swing of $\pm \beta_{\text {swing }} V_{\text {ref }}$ at the output of the first integrator $\rightarrow$ the maximum $\mathrm{V}_{\text {ref }}$ is then given by

$$
\left|V_{r e f}\right|<\frac{\alpha V_{D D}}{2 \beta_{\text {swing }}}
$$

For low supply voltages, $\alpha$ may be only $\approx 0.7$ and $\beta_{\text {swing }}=2$, resulting in

## Single-bit vs. multi-bit - II

Such a low value of $\mathrm{V}_{\text {ref }}$ is problematic, because of the constraints on the $\mathrm{kT} / \mathrm{C}$ noise and op-amp thermal noise ( $\gamma \mathrm{kT} / \mathrm{C}_{\mathrm{L}}$ ), especially for the first opamp $\rightarrow$ 1-bit quantization is convenient only with medium-high supply voltages
Slew-rate issue $\rightarrow$ input of first integrator is the difference between analog input and DAC output; DAC output follows the input with an accuracy dependent on the DAC resolution (and input bandwidth) $\rightarrow$ reasonable to assume that the maximum difference is $2 \Delta \rightarrow$ if 1-bit, this becomes $2 \mathrm{~V}_{\text {ref }} \rightarrow$ either very high SR , or low $\mathrm{V}_{\text {ref }} \rightarrow$ with multi-bit, integrator input is reduced by the number of quantization levels

Multi-bit $\rightarrow$ additional power in ADC
However, increasing the resolution by 2.5 bits in a second-order modulator requires doubling the clock frequency $\rightarrow$ optimal use of power entails a trade-off between increased speed in op-amps and more comparators in quantizer

$$
\left|V_{r e f}\right|=0.175 V_{D D}
$$

## Single-bit vs. multi-bit - III

Rule-of-thumb: power used by comparator is $1 / 20$ that used by op-amp, operated at the same speed
More comparators also means more complexity, multi-bit digital signal processing in the decimator filter, and extra logic for digital calibration and dynamic element matching (if needed)
Typically, 3 to 15 comparators are used
Multi-bit DAC $\rightarrow$ usually implemented as a capacitive MDAC


## Dynamic element matching (DEM)

Components are made equal on average, instead of performing a static correction $\rightarrow$ good for cancelling temperature and aging effects below: $I_{\text {ref }}$ is split into two equal parts by $M_{1}$ and $M_{2}, R_{1}$ and $R_{2}$ improve matching by reducing the impact of the MOS threshold mismatch however, resistor mismatch impacts as well $\rightarrow$ the four switches multiply $\mathrm{I}_{\text {ref }}$ on average $50 \%$ of the time with +1 , and $50 \%$ with -1 with a pseudo-random sequence $\rightarrow$ mismatch becomes noise like - if only a fraction of Nyquist is used, noise shaping improves further the technique


Data Converters

7-b DAC, binary weighted elements with current splitting as in previous slide, matching with large variance to make impact more clear $\rightarrow$ DEM reduces the tones due to INL, but these tones are turned into noise $\rightarrow$ DEM increases the noise floor, as is clear from the simulations below



## Butterfly randomization - II

A simple solution is to use an M-port barrel shifter which rotates one increment every clock - more effective is the butterfly randomizer $\rightarrow$ the
Control of DEM in DACs with thermometric selection of unit elements can be problematic $\rightarrow$ typically, randomization as below: randomizer receives $N$ thermometric 1s out of $M$ input lines, and generates a scrambled set of M controls, N of which are $1 \mathrm{~s}-$ the number of possible scrambled outputs is $M!\rightarrow$ huge number: 5040 for $M=7$, and $3,628,800$ for $\mathrm{M}=10 \rightarrow$ however, this is overkill; it is enough to avoid frequent repetition of the same (or similar) code
 use of $\log _{2} \mathrm{M}$ stages (see below) ensures that any input can be connected to any output - more stages increase the number of possible connections - the control of the butterfly switches can use $\log _{2} M$ bits from a k-bit random number generator, or, more simply, by the successive division by 2 of the clock (clocked averaging)
If the value of the N elements in the set is $\mathrm{X}_{\mathrm{i}}$, their average is $\bar{X}=\frac{1}{M} \sum_{1}^{M} X_{i}$ while the addition of N random elements yields

$$
Y(N)=\sum_{1}^{M} d_{i} X_{i}
$$

where $d_{i}$ is 1 if $X_{i}$ is selected the error on Y is given by

$$
\begin{aligned}
\varepsilon_{Y}(N) & =\sum_{1}^{M} d_{i} X_{i}-N \bar{X} \\
& =\sum_{1}^{M} d_{i} X_{i}-\frac{N}{M} \sum_{1}^{M} X_{i}
\end{aligned}
$$

## Randomization and noise

Assume that $X_{i}=\bar{X}+\delta X_{i}$, that the variance of $\delta X_{i}$ is $\bar{X}^{2} \sigma_{X}^{2}$, and that the various $\delta X_{i}$ are uncorrelated with each other $\rightarrow$ the variance of the error becomes

$$
\sigma_{Y}^{2}=E\left\{\varepsilon_{Y}^{2}(N)\right\}=\left(N-\frac{N^{2}}{M}\right) \bar{X}^{2} \sigma_{X}^{2}
$$

dependent on input amplitude, zero for $\mathrm{N}=0$ or $\mathrm{N}=\mathrm{M}$, and maximum for $\mathrm{N}=\mathrm{M} / 2$
mismatch in space is transformed into mismatch in time $\rightarrow$ if randomizer works properly, trades discrete tones with additional white noise


Therefore, if all amplitudes are equally probable, the mismatch noise power is

$$
P_{\text {mism }}=\frac{M}{6} \bar{X}^{2} \sigma_{x}^{2}
$$

## Randomization and noise - II

The peak-to-peak amplitude of the output signal is $M \bar{X} \rightarrow$ the power of a full-scale sine wave is $M^{2} \bar{X}^{2} / 8 \rightarrow$ the SNR determined only by the mismatch error and OSR becomes

$$
S N R=\frac{3 M}{4 \sigma_{x}^{2}} O S R
$$

If $\mathrm{M}=8, \mathrm{OSR}=1$ (Nyquist-rate converter), and $\sigma_{x}=2 \cdot 10^{-3} \rightarrow \mathrm{SNR}=62 \mathrm{~dB}$ If $\mathrm{M}=8$, $\mathrm{OSR}=32$, and $\sigma_{x}=2 \cdot 10^{-3} \rightarrow \mathrm{SNR}=77 \mathrm{~dB}$

The white-noise assumption depends on how effective the randomizer is - with $b$ butterfly stages, the clocked averaging repeats the same pattern every $2^{b}$ clock periods, introducing tones at $f_{s} / 2^{b}$

- a pseudo-random number generator requires more hardware, but is more effective, especially when $b$ is low



## Randomization and noise - III

Randomization turns tones into white-like noise - however, the total error power caused by mismatches is not reduced $\rightarrow$ for Nyquist-rate converters, the SNDR remains almost constant, while the SFDR improves - for oversampled converters, the SNR improves, but only by 3dB for an OSR doubling, as in plain oversampled architectures
In $\Sigma \Delta$ converters, on the other hand, it would be very advantageous to shape the mismatch noise towards higher frequencies, where it can be filtered off together with quantization noise
Basically, the approach to mismatch noise shaping is to use all the elements in the array in fast cycles, as this gives rise to high-frequency noise terms

## Individual level averaging (ILA)

The goal is to use each of the $M$ elements with equal probability for each digital input code - use of indexes $I_{k}(i)$, where $k=$ input code, and $i=$ time - the elements used when $k$ is applied are those indexed by $\mathrm{I}_{k}(i), \mathrm{I}_{k}(i)+1, \ldots, \mathrm{I}_{k}(i)+k-1$ (with wrap-around when this exceeds M )
Rotation approach $\rightarrow I_{k}$ is increased by 1 every time code $k$ is used below, we see indexes and elements used with the input sequence $\{563523655\}$ (all indexes start with value 1) - right: busy elements, good spreading of mismatches into white-like noise


## Example 8.3

Example 8.3 - II
$2^{\text {nd }}$ order 3 -bit $\Sigma \Delta$ with OSR $=64 \rightarrow$ with input at $-6 \mathrm{~dB}_{\mathrm{FS}}$, we have ideally: $S N D R=-6+\left(6.02 \cdot 3+1.76-12.9+15.05 \cdot \log _{2}(O S R)\right) \approx 91 \mathrm{~dB}$
$\rightarrow$ a $0.2 \%$ mismatch results in more noise and discrete tones, with an SNDR $=75 \mathrm{~dB}$ (i.e., a deterioration as large as 20 dB )
Next slide $\rightarrow$ both ILA methods remove the tones - however, the rotation methods achieves an SNDR of 84 dB , while the addition method is more effective in shaping the noise, and yields SNDR $=87 \mathrm{~dB}$



Addition approach $\rightarrow I_{k}$ is increased by $k$ (modulo $M$ ) every time the code $k$ is used - below, we see indexes and elements used with the input sequence $\{56352365$ 5\}

All elements are even more busy than with the rotation approach however, the effectiveness of the methods should be assessed via extensive computer simulations


## Data weighted averaging (DWA)

Uses only 1 index, updated by adding the new input code to its content $\rightarrow$ very fast, changes at every clock period - the same sequence $\{563$ $523655\}$ results in the indexing and element usage as below - very busy - both ILA and DWA perform noise shaping; however: simulations suggest that ILA is better for a small M , while DWA is better for $\mathrm{M}>7$

## Example 8.4 - II

DWA $\rightarrow$ mismatch noise is $1^{\text {st }}$ order shaped $\rightarrow 20 \mathrm{~dB} / \mathrm{dec}$ slope also in the signal band $\rightarrow$ no degradation of the SNR with respect to the ideal case with $\mathrm{SNR}=91 \mathrm{~dB}$ ! (compare the plots below with previous simulations referring to the same ideal converter)



Example 8.4
$2^{\text {nd }}$ order 3-bit $\Sigma \Delta$ with $O S R=64, f_{S}=20 \mathrm{MHz} \rightarrow \mathrm{f}_{\mathrm{B}}=156 \mathrm{kH} \rightarrow$ with input at $-6 \mathrm{~dB}_{\text {FS }}$ and $0.4 \%$ mismatch, Butterfly randomization results in a flat spectrum up to $400 \mathrm{kHz} \rightarrow$ very significant spectrum degradation $\rightarrow$ SNR=70dB


Data Converters
Oversampling and Low-Order $\Delta \Sigma$ modulators

## Integrator dynamic range - I

In general, both signal and q-noise are present in the modulator $\rightarrow$ the dynamic range of both integrators and quantizer must be larger than the reference

When the integrator output exceeds the op-amp dynamic range $\rightarrow$ loss of feedback, signal clipping, distortion
(a) below $\rightarrow$ if $\mathrm{C}_{1}$ is still loaded with $\mathrm{Q}_{\text {res }}$ when $\mathrm{V}_{\text {out }}$ reaches saturation, the final charge on $\mathrm{C}_{1}$ is $\mathrm{Q}_{\mathrm{res}} \cdot \mathrm{C}_{1} /\left(\mathrm{C}_{1}+\mathrm{C}_{2}\right) \rightarrow$ the input-referred voltage error becomes:

$$
\varepsilon_{s}=\frac{Q_{r s s}}{C_{1}+C_{2}}
$$



## Integrator dynamic range - II

Error depends on how close to saturation the output is before each new charge transfer, and sign of charge $\rightarrow$ (almost) unpredictable $\rightarrow$ (hopefully) white spectrum

Exceeding the limits of the quantizer in the flash ADC (over-range or under-range) also gives a quantization error similar to the op-amp

$$
V_{n, 1}^{2}=\varepsilon_{s, 1}^{2} \cdot f_{B} ; \quad V_{n, 2}^{2}=\varepsilon_{s, 2}^{2} \cdot f_{B} ; \quad V_{n, Q}^{2}=\varepsilon_{s, Q}^{2} \cdot f_{B}
$$ saturation $\rightarrow$ modeled as a white noise $\varepsilon_{s, Q}$

For the $2^{\text {nd }}$-order modulator in (b), we have in total

$$
Y=X z^{-1}+\varepsilon_{s, 1} z^{-1}+\varepsilon_{s, 2}\left(1-z^{-1}\right)+\left(\varepsilon_{Q}+\varepsilon_{s, Q}\right)\left(1-z^{-1}\right)^{2}
$$


(a)
(b)

## Integrator dynamic range - III

$$
V_{n}^{2}=\frac{V_{n, 1}^{2}}{O S R}+V_{n, 2}^{2} \frac{\pi^{2}}{O S R^{3}}+\left(V_{n, Q}^{2}+\frac{\Delta^{2}}{12}\right) \frac{\pi^{4}}{5 \cdot O S R^{5}}
$$

If OSR=64 $\rightarrow V_{n, 1}^{2}$ is reduced by $64, V_{n, 2}^{2}$ by 79682 , and $V_{n, Q}^{2}$ by 55.100 .000
Thus, saturation in the first integrator is most critical; over-range in the quantizer matters only when errors are comparable with $\Delta$


Data Converters

## Example 6.4-I

Previous modulator, with $1 \mathrm{~b}-\mathrm{DAC}, \mathrm{V}_{\text {ref }}= \pm 1 \mathrm{~V}$, and a $-6 \mathrm{~dB}_{\text {FS }}$ input $\rightarrow$ combination of signal + feedback determines max peaks as high as 2.18 V and 3.96 V (almost 4 times the reference)


## Example 6.4 - III

Second integrator clipping at $2.5 \mathrm{~V} \rightarrow$ introduces white noise floor which is first-order shaped $\rightarrow 20 \mathrm{~dB} /$ decade slope, SNR drops a negligible 0.2 dB

Finally, with both integrators clipping, the SNR drops by more than 5dB to 60.2 dB



## Example 6.4 - IV

Now, DAC with 7 thresholds, $\mathrm{V}_{\text {ref }}= \pm 1 \mathrm{~V}$, and a $-2.4 \mathrm{~dB}_{\mathrm{FS}}$ input $(0.758 \mathrm{~V}) \rightarrow$ max. peaks at 1.037 V and 1.17 V ; histograms show the number of times the outputs reached a given max level
Simulated SNR of $94.0 \mathrm{~dB} \rightarrow$ ideally 93.6 dB , given by the sum of 76.8 dB (1-b DAC) plus $16.84 \mathrm{~dB}=6.02 \cdot \log _{2}(7)$
 Second Integrator Output




## Example 6.4 - V

First amplifier clipping at $1 \mathrm{~V} \rightarrow$ SNR drops to 79.1 dB
Both amplifiers clipping at $1 \mathrm{~V} \rightarrow$ SNR=77.3dB; further, IM3 and IM5 of approx. -80dBc
From histograms $\rightarrow$ saturations spreads out the signal distribution, compensating the reduced output range - also decorrelates (somewhat) input and output)



## Optimization of dynamic range

Dynamic range should be high enough to avoid clipping, but not too high, in order to minimize the electronic noise $\rightarrow$ solution: attenuation (or amplification) of the integrator output, compensated by an inverse amplification (or attenuation) at the input of the next stage(s)

Below: application of the principle in SC-design and in $2^{\text {nd }}$ order modulator


## Optimization of dynamic range - II

Scaling at the output of the second integrator $\rightarrow$ instead, ADC thresholds can be scaled down by $\beta_{2}$ (1-b ADC only detects zeros and scaling is not needed)


In the $2^{\text {nd }}$-order modulator below, both integrators are delaying 1 clock cycle $\rightarrow$ benefit of 1 extra clock period for the feedback signal

Circuits analysis yields

$$
\left[(X-Y) \frac{A z^{-1}}{1-z^{-1}}-Y\right] \frac{B z^{-1}}{1-z^{-1}}+\varepsilon_{Q}=Y \longmapsto Y=\frac{X A B z^{-2}+\varepsilon_{Q}\left(1-z^{-1}\right)^{2}}{1-(2-B) z^{-1}+(1-B+A B) z^{-2}}
$$

Signal gain $=1$ if $A B=1$; if then $B=2$ (i.e., $A=1 / 2$ ), denominator=1, we obtain

$$
Y=X z^{-2}+\varepsilon_{Q}\left(1-z^{-1}\right)^{2}
$$

which is the optimal transfer function already found, apart from an extra delay on the signal path


## $2^{\text {nd }}$-order modulator - dynamic range

The output P of the first integrator is given by

$$
P=\frac{(X-Y) z^{-1}}{2\left(1-z^{-1}\right)}=X \frac{z^{-1}\left(1+z^{-1}\right)}{2}+\varepsilon_{Q} \frac{z^{-1}\left(1-z^{-1}\right)}{2}
$$

With a multi-level DAC, $P$ is dominated by the first (signal) term (if the signal is large), since the second term is at most as large as $\Delta$

Feedforward can be used in multi-level modulators to reduce the dynamic range of P , as in the architecture below


## $2^{\text {nd }}$-order modulator - dynamic range - II

The feedforward branch is expressed, referred to the input, as $2 X\left(1+z^{-1}\right) / z^{-1}$ The output become then

$$
\begin{aligned}
& Y=X=\left(z^{-2}+2 z^{-1}\left(1-z^{-1}\right)\right)+\varepsilon_{Q} z^{-1}\left(1-z^{-1}\right)^{2} \\
& P=\frac{(X-Y) z^{-1}}{2\left(1-z^{-1}\right)}=X \frac{z^{-1}\left(1-z^{-1}\right)}{2}+\varepsilon_{Q} \frac{z^{-1}\left(1-z^{-1}\right)}{2}
\end{aligned}
$$

and $P$ is now
which shows that $P$ is much reduced, since $Z$ is high-pass filtered, which gives rise to a large attenuation in the signal band. The STF shows now a high pass term, which is however usually negligible:


## Example 6.6

7-comparator DAC, OSR $=64, \mathrm{~V}_{\text {rei }}= \pm 1 \mathrm{~V},-3 \mathrm{~dB}_{\mathrm{Fs}}$ input $\rightarrow \mathrm{SNR}=93 \mathrm{~dB}$, almost unchanged by feedforward. However, now the output of the first integrator is very low, see below.
Very close to the bandwidth limit ( $\mathrm{f}_{s} / 128.3$ ) the signal gain is only 0.02 dB higher than unity


## SC circuit implementation



Both integrators inject the charge into the virtual ground at the beginning of $\Phi_{1}$

Integrators have $\Phi_{1}$ to settle; sampling occurs during $\Phi_{2}$
Subtraction of signal and DAC feedback is obtained for both integrators by pre-charging in a non-inverting way the sampling capacitors during $\Phi_{2}$, while the DAC signal sees an inverting integration

Easy to check that there is a delay of one sampling period in the loop going from the output of the second integrator to the input of the same integrator, while there is a delay of two sampling periods along the outer loop $\rightarrow$ correct implementation of the block circuit

## SC circuit implementation - II



Here, delay of only one sampling period along the outer loop, since the first integrator immediately samples and injects the DAC feedback into the second integrator (upper SC circuit)
The ADC lathes are activated by the rising edge of $\Phi_{2}$, leaving this entire phase for the digital conversion and the pre-setting of the DAC

Limitation: the two op-amps work in cascade $\rightarrow$ limits the max. clock sampling frequency

Feedback factor is $1 / 2$ for both integrators; in the previous modulator, it is $2 / 3$ and $1 / 3 \rightarrow$ op-amps with different gain-bandwidths

## Noise analysis

Electronic noise in any $\Delta \Sigma$ modulator is caused by the op-amps noise and by the $\mathrm{kT} / \mathrm{C}$ noise in the capacitors

The noise injected in each capacitor during each of the two phases must be calculated (colored noise spectra in general)
The following sampling results in almost white spectra, because of noise folding into the base band
The superposition of the noise power of all noise sources, integrated over the signal band, yields the total noise power

Noise calculations
$2^{\text {nd }}-$ order $\Delta \Sigma$ modulator with two delaying integrators


One on-resistance for each pair of switches is included; the inputreferred white noise of the op-amps is

$$
v_{n, A 1}^{2}=\gamma_{A 1} \frac{4 k T}{g_{m, A 1}} \quad v_{n, A 2}^{2}=\gamma_{A 2} \frac{4 k T}{g_{m, A 2}}
$$

1) During $\Phi_{2}$ : the signal is sampled on $C_{U} \rightarrow$ the noise power on $C_{U}$ is

$$
v_{n, R}^{2}=\frac{k T}{C_{U}}
$$

## Noise calculations - II

2) The output of the first op-amp charges the input cap. of the second op-amp ( $2 \mathrm{C}_{\mathrm{U}}$ ). The first op-amp (A1) is in unity-gain configuration during $\Phi_{2} \rightarrow$ the equivalent model is the following

where $g_{m}=g_{m, A 1}$ is the output conductance as well. The transfer function from input-referred noise to colored noise across $2 \mathrm{C}_{u}$ is

$$
H_{A 1, i n 2}=\frac{v_{n, 2 C_{U}}}{v_{n, A 1}}=\frac{1}{1+s\left(\tau_{0}+2 \tau_{0} C_{U} / C_{L}+\tau_{R}\right)+s^{2} \tau_{0} \tau_{R}}
$$

where

$$
\tau_{0}=\frac{C_{L}}{g_{m}}, \quad \tau_{R}=2 C_{U} R_{o n}
$$

## Noise calculations - III

3) Two poles $\rightarrow$ if $R_{\text {on }}$ is small and $2 C_{U} / C_{L}<1$, the dominant pole is at

$$
\omega_{T}=g_{m} / C_{L}
$$

and the noise power across $2 \mathrm{C}_{U}$ is

$$
V_{n, A 1, i n 2}^{2}=\gamma_{A 1} \frac{k T}{C_{L}}
$$

4) if $2 \mathrm{C}_{U} / \mathrm{C}_{\mathrm{L}}>1$, the dominant poles moves at slightly lower frequencies and improves noise shaping - benefit not larger than 1 dB , though
5) The noise spectrum $v_{n, R}^{2}$ if filtered by the transfer function

$$
H_{R, \text { in } 2}=\frac{1+\tau_{0}}{1+s\left(\tau_{0}+\tau_{0} 2 C_{U} / C_{L}+\tau_{R}\right)+s^{2} \tau_{0} \tau_{R}}
$$

If $2 \mathrm{C}_{U} / \mathrm{C}_{\mathrm{L}}<1$, zero and dominant pole cancel out, and leave the other pole at $\tau_{R}=2 C_{U} R_{\text {on }}$, resulting in the noise power

$$
V_{n, R, i n 2}^{2}=\frac{k T}{2 C_{U}}
$$

Data Converters

Plots

$$
f_{T}=200 \mathrm{MHz}, \quad C_{L}=1 p F, \quad 2 C_{U}=0.5 p F, \quad R_{o n}=100 \Omega
$$

In this case, $2 \mathrm{C}_{\cup} / \mathrm{C}_{\mathrm{L}}=0.5$, and HR ,in2 shows a somewhat flat region $\rightarrow$ slight noise improvement ( $1-2 \mathrm{~dB}$ at most)


## Noise calculations - V

which result in

$$
v_{C_{i n}}=\frac{C_{L}}{C_{f}} \frac{-v_{n, A}+\left(1+\tau_{0}\right) v_{n, R}}{1+s\left(\tau_{0} / \beta+\tau_{0} C_{i n} / C_{L}+\tau_{R}\right)+s^{2} \tau_{0} \tau_{R}}
$$

with

$$
\tau_{0}=C_{L} / g_{m}, \quad \tau_{R}=C_{i n} R_{o n}, \quad \beta=C_{i n} /\left(C_{i n}+C_{f}\right)
$$

Thus, also during $\Phi_{1}$ the op-amp noise sees two poles, while the switch noise sees a zero as well. With the same procedure as before, we get

$$
V_{n, A, C_{i n}}^{2}=\gamma_{A 1} \frac{k T}{C_{L}} \quad V_{n, R, C_{i n}}^{2}=\frac{k T}{2 C_{U}}
$$

7) Finally, the second integrator (whose output is sampled by the quantizer at the rising edge of $\Phi_{2}$ ) also contributes sampled noise on the ADC capacitance, $\mathrm{C}_{\text {ADC }}$

## Noise power/spectrum

We can now use the fact that the various noise source are uncorrelated, and that the whole power is white from DC to Nyquist $\rightarrow$ the white noise power spectral density (to be used in simulations and calculations) becomes

$$
\begin{gathered}
v_{n, 1}^{2}=2 T_{s}\left(\frac{2 k T}{C_{U}}+\gamma_{A 1} \frac{k T}{C_{L}}\right) \quad v_{n, 2}^{2}=2 T_{s}\left(\frac{k T}{C_{U}}+\gamma_{A 1} \frac{k T}{C_{L}}+\gamma_{A 2} \frac{k T}{C_{L}}\right) \\
v_{n, 3}^{2}=2 T_{s}\left(\frac{k T}{C_{A D C}}+\gamma_{A 2} \frac{k T}{C_{L}}\right)
\end{gathered}
$$

The noise power spectrum at the output is then

$$
v_{n, \text { out }}^{2}=v_{n, 1}^{2}\left|z^{-2}\right|^{2}+v_{n, 2}^{2}\left|2 z^{-1}\left(1-z^{-1}\right)\right|^{2}+v_{n, 3}^{2}\left|\left(1-z^{-1}\right)^{2}\right|^{2}
$$

The contribution of $\mathrm{v}_{\mathrm{n}, 1}$ is not shaped (apart from OSR), while the other two are first-order and second-order shaped

