# **Data Converters**

# **Circuits for Data Converters**

Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden

# Sample-and-Hold

The S&H uses two phases  $\rightarrow$  one for sampling, one for retaining and making the signal available to the following circuits (hold phase)

The input buffer reduces the input load, and the output buffer avoids discharging the sampling capacitance

If the output is available during the sampling period, we have a trackand-hold (T&H)



- Sample-and-Hold (S&H)
- Diode bridge S&H
- Switched emitter follower
- BJT S&H
- CMOS S&H
- CMOS switch with low supply voltage
- Folding amplifiers
- Voltage-to-current converters
- Clock generation ٠

**Data Converters** 

Circuits for Data Converters

# Diode bridge S&H

Schottky diodes  $\rightarrow$  very fast  $\rightarrow$  multi-GHz rates, medium resolution

During sampling (tracking, actually),  $I_1 = I_2$  flows into the diode bridge, and  $V_{in}$  is copied onto  $C_s$  – if the current from  $V_{in}$  is small compared to  $I_1$ , we can use the small-signal linear circuit of the diode bridge as below  $\rightarrow$  if g<sub>m</sub>/C<sub>s</sub> is much larger than the signal frequency, V(C<sub>s</sub>)= V<sub>in</sub>

During hold, no current flows through the bridge, and C<sub>s</sub> stores the sampled signal - a unity-gain buffer is then cascaded as usual



**Data Converters** 

Circuits for Data Converters

#### Diode bridge – non-idealities

If  $I_1 > I_2 \rightarrow$  current difference flows into the signal source during sampling, but during hold brings  $I_1$  towards triode  $\rightarrow$  voltage at B increases, D2 can enter conduction and corrupt the sampled signal  $\rightarrow$ it is important to have  $I_1 < I_2$ , which brings node B down and does not cause any harm



Circuits for Data Converters

# Improved diode bridge

The two extra diodes DA and DB are reverse-biased (by D2 and D4 conducting) during Tracking, but are turned on by the two I<sub>x</sub> during Hold, clamping B and A at  $\pm$ V<sub>D</sub> ( $\approx \pm$ 0.7V)  $\rightarrow$  constant biasing of D1 and D2 results in constant hold pedestal

A and B are biased through the load impedance of the buffer, and the conducting diodes DA and DB have a low impedance of  $1/g_m \rightarrow R_A$  and  $R_B$  are much reduced  $\rightarrow$  decoupling of input from  $C_S \rightarrow$  much reduced feedthrough



Circuits for Data Converters

### Other non-idealities

Aperture distortion  $\rightarrow$  error in the switching-off time, caused by the derivative of the input signal  $\rightarrow$  a varying input voltage delivers a current  $I_c = 1/C_s \cdot dV_{in}/dt$  to  $C_s \rightarrow$  a positive derivative makes the (total) current through D1 and D4 lower than in the other pair, leading to an asymmetrical bridge current  $\rightarrow$  non-linear error in the switching instant

Track-mode distortion  $\rightarrow$  caused by the non-linear impedance of the input buffer driving the bridge  $\rightarrow$  since the non-linear voltage drop is proportional to the current , i.e. voltage derivative, this distortion increases with frequency

Hold pedestal  $\rightarrow$  given by the (non-linear) charge injected by the diodes from *on* to *off* 



Hold feed-through  $\rightarrow$  caused by parasitic coupling between input and output during hold (diodes are par. caps when off)

Data Converte

Circuits for Data Converters

# Simplified diode bridge / switched emitter follower

Reduced requirements from power supply (0.7V saved); circuit on the right diminishes the input current load by the BJT gain

Major drawback  $\rightarrow$  requires simultaneous switching-off of both current sources to prevent spur injection into C<sub>S</sub> (1ps delay with 1pF and 1mA  $\rightarrow$  1mV offset)

Impossible to align very well the two clock signals  $\rightarrow$  Self synchronization required



#### Improved version

 $\mathsf{Q}_{\mathsf{E}}$  is an emitter follower during sampling; when  $\Phi_{\mathsf{H}}$  goes high and  $\Phi_{\mathsf{S}}$  low,  $\mathsf{I}_{\mathsf{bias}}$  flows through  $\mathsf{R}_{\mathsf{b}}$  and  $\mathsf{V}_{\mathsf{B}}$  is pulled down, but the emitter of  $\mathsf{Q}_{\mathsf{E}}$  is kept high by  $\mathsf{C}_{\mathsf{S}} \xrightarrow{} \mathsf{Q}_{\mathsf{E}}$  is switched off

The voltage on C<sub>S</sub> is a shifted replica of the input  $\rightarrow$  usually not a problem, as the DC component is not interesting

However,  $C_{BE}$  in  $Q_E$  causes a hold pedestal that depends on the reversed  $V_{BE}$  during hold  $\rightarrow$  uncontrolled  $V_{BE}$ , unpredictable pedestal



#### Data Converters

Circuits for Data Converters

#### Input buffers

Input buffers must be linear, fast, and capable of switching quickly from Sample to Hold and vice-versa

Left: differential buffer with gain=-1 (if equal resistances and BJTs); very fast, but inverting  $\rightarrow$  DC level of one output may become close to its input  $\rightarrow$  small V<sub>CB</sub>; in the off-state both outputs are pulled down  $\rightarrow$  V<sub>CB</sub> can become forward biased  $\rightarrow$  collector current from the input, slowing down the next off-on transition



#### Improved – II

Left:  $Q_C$  replicates the held voltage and clamps  $V_B$  during hold  $\rightarrow$  constant  $V_{BE}$  = constant pedestal; during tracking  $Q_C$  goes off and does not influence operations

Other source of pedestal: charge injection from base and collector of  $Q_S$  and  $Q_H \rightarrow Q_S$  matched by dummy transistors  $Q_{D1}$  and  $Q_{D2}$  (right) driven by complementary phases; back-to-back diode  $D_1$  and  $D_2$  between the differential outputs match the non-linear  $C_{BE}$  from  $Q_E$ 



### Input buffers - II

Right: pseudo-differential, each buffer is an emitter follower with a shiftup at the output to compensate for the shift-down at the input; avoids the previous problem (but x2 current for the same  $f_T$ )  $\rightarrow$  if outputs are pulled down by current larger than  $I_{bias}/2$ ,  $Q_3$  ad  $Q_4$  are switched off, and can quickly be switched on when the circuit goes back to tracking



Circuits for Data Converter

### Complementary BJT S&H

If *npn* and *pnp* have comparable  $f_T$  (however, not usual!)  $\rightarrow$  circuit (a) implements the DC shift in the previous slide; (b)  $\rightarrow$  push-pull implementation – with equal *npn* (*pnp*) areas and  $I_1=I_2$ , bias output current is  $I_1$ ; during transients, one output transistor reduces its  $V_{BE}$ , making it available for the other; if one goes off, all current through the other transistor flows through the output (class B)

(c): switched buffer  $\rightarrow Q_{S1}/Q_{H1}$  ( $Q_{S2}/Q_{H2}$ ) divert  $I_1$  ( $I_2$ ) from the emitter of  $Q_1$  ( $Q_3$ ) (CL  $\rightarrow$  clamping block; sources/sinks  $I_1/I_2$  during Hold)



# S&H non-linearity

Depends on the non-linear  $V_{BE} - I_E$  relation  $V_{BE} \approx V_{BE0} + V_T \ln \frac{I_E}{I_E}$ 

 $I_E$  is the sum of  $I_{bias}$  and the current into  $C_s$ :  $I_E \approx I_{bias} + C_s \frac{dV_{in}}{dt}$ In a pseudo-differential circuit, we have

$$V_{\alpha\alpha\sigma} = V_{in+} - V_{BE0} - V_T \ln \frac{I_{bias} + C_S \frac{dV_{in}}{dt}}{I_{bias}}; \quad V_{\alpha\sigma\sigma} = V_{in-} - V_{BE0} - V_T \ln \frac{I_{bias} - C_S \frac{dV_{in}}{dt}}{I_{bias}}$$

resulting in the error on the differential output:



# Features of BJT S&H

Good speed and linearity, but limited dynamic range (junctions must be kept in reverse in the off-state) – consider the buffer/S&H below:



Hold  $\rightarrow$  Q<sub>4</sub> is in reverse; emitter of Q<sub>4</sub> follows the input via Q<sub>2</sub>  $\rightarrow$  the limit to the input voltage swing is (assuming a differential input signal  $\pm V_{in}$ ):

$$\begin{cases} V_{in}(nT) - 2V_D - \left[V_{in}(t) - V_D\right] < 0 & \rightarrow V_{in}(t) > V_{in}(nT) - V_D \\ -V_{in}(nT) - 2V_D - \left[-V_{in}(t) - V_D\right] < 0 & \rightarrow V_{in}(t) < V_{in}(nT) + V_D \end{cases} \stackrel{\text{hold instants}}{\text{for}} \stackrel{\text{hold instants}}{nT < t < nT + T/2} \end{cases}$$

Maximum change of full-range sine wave (at Nyquist) is V<sub>ref</sub>/2 over the time T/2  $\rightarrow$  V<sub>REF</sub>/2<-V<sub>REF</sub>/2+V<sub>D</sub>  $\rightarrow$  maximum differential input amplitude cannot exceed 2V<sub>D</sub>

```
Data Converters
```

Circuits for Data Converters

14

# S&H non-linearity – II

With an input  $V_{in} = A\sin(\omega_n t)$ , we obtain

$$\delta V_{\alpha u,d} = V_T \ln \frac{I_{has} + A\omega_n C_S \cos(\omega_n t)}{I_{has} - A\omega_n C_S \cos(\omega_n t)}$$

odd function  $\rightarrow$  only odd harmonics, with amplitude proportional to input amplitude and frequency, and sampling capacitance

To minimize  $\rightarrow$  bias current should be much larger than current into sampling capacitance

Example: if  $C_s = 4pF$ ,  $f_{in} = 200MHz$ ,  $A = 1V \rightarrow I_{Cs}$  up to 5mA It can be shown that SFDR=100dB requires  $I_{bias} \approx 8I_{Cs} \rightarrow I_{bias} = 40mA$ 

Data Converters

Circuits for Data Converters

Circuits for Data Converters

#### Noise in emitter follower

Important: this part is wrong in the book

Channel noise factor  $\gamma \rightarrow 2/3$  for ideal MOS, 1/2 for ideal BJT

In (d) below  $\rightarrow$  a large R<sub>S</sub> in series with switch trades reduced speed for reduced total noise power, which tends to the minimum limit of  $kT/C_s$ for  $g_m R_s$  large (impact of  $r_{bi}$  and  $i_{n0}^2$  is minimized)



# Clock feedthrough

When MOS from *on* to *off*, due to: 1) channel charge  $Q_{ch}$  flowing into C<sub>S</sub>, and 2) clock charge injection through C<sub>gd</sub>. The fraction of  $Q_{ch}$  injected into C<sub>S</sub> depends on a) MOS parameters, b) slope of the clock phase, c) boundary conditions on both sides of the switch

Charge injection studied with simplified RC model for both gate and channel; numerical solutions as function of the switching parameter B:



Circuits for Data Converters

#### CMOS S&H

Time constant  $R_m C_s \rightarrow$  much lower than time allowed for charging  $C_s$ 

If switched voltage has a large range  $\rightarrow$  use nMOS and pMOS in parallel  $\rightarrow$  total resistance is ideally constant over a large voltage range

Dummy  $M_D \rightarrow$  clock feedthrough compensation

(c) uses a simple source follower for maximizing speed (GHz range)  $\rightarrow$  bad linearity, even with B=S to avoid non-liner bulk effect (max. 70dB, compared to 100dB with BJT for the same current)



# Clock feedthrough – II

low B (i.e. fast switching)  $\rightarrow$  50% of channel charge flows into sampling capacitance

large  $\mathsf{B} \rightarrow$  depends on ratio between the two capacitances  $\rightarrow$  less predictable

low B is more predictable  $\rightarrow$  preferred



### Feedthrough compensation

Dummy  $M_D \rightarrow$  injects all its channel charge into  $C_S \rightarrow$  should be approx. half as large as the switch  $\rightarrow$  this asymmetry reduces the effectiveness of cancellation to 70-80%

In differential A/D  $\rightarrow$  differential cancellation of injection  $\rightarrow$  common-mode injection is suppressed by the differential topology, as in (a) below – effectiveness of 80-90%

Another approach is to accept a constant injection = constant offset, as in (b)  $\rightarrow$  not an issue if there is no signal at DC



#### Data Converters

Circuits for Data Converters

# Two-stage OTA as T&H

Output of a two-stage OTA in unity-gain feedback tracks the input  $\rightarrow$  the 1<sup>st</sup> stage output is the input divided by the 2<sup>nd</sup> stage gain ( (a) below)

Compensation capacitor in OTA can be used as sampling capacitor as well  $\rightarrow$  C<sub>C</sub> becomes C<sub>S</sub> in (b) – voltage at the end of tracking is

$$V_{out}(nT) = \frac{(V_{in}(nT) + V_{os})A_{1}A_{2}}{1 + A_{1}A_{2}} \qquad V_{1}(nT) = \frac{V_{out}(nT)}{A_{2}} \approx 0$$

 $V_1$  is (almost) zero if  $A_2$  large  $\rightarrow$  constant channel charge  $\rightarrow$  feedthrough is just an offset; 1<sup>st</sup> stage not used during Hold  $\rightarrow$  offset auto-zeroing is possible (connect as unity gain buffer, store offset onto a capacitance)

ok for medium-speed if buffering is needed; also, unity-gain configuration requires common-mode range to be the same as the input swing



# Feedthrough compensation – II

(b) → S<sub>3</sub> opens slightly earlier than S<sub>1</sub> (and S<sub>4</sub> slightly earlier than S<sub>2</sub>), and some of the channel charge flows into C<sub>S</sub>; however, node A switches between ground and virtual ground, and to the first order the channel charge in S<sub>3</sub> (S<sub>4</sub>) is signal independent → DC offset only (canceled in a differential implementation), no distortion

The channel charge for  $S_1$  ( $S_2$ ) is signal dependent, but when  $S_1$  opens  $C_s$  is already floating  $\rightarrow$  no signal-dependent charge redistribution on  $C_s$ !

The C\_s plate connected to ground determines the actual sampling  $\rightarrow$  so-called bottom-plate sampling technique



# Virtual ground in CMOS S&H

In general, virtual ground relieves the requirement of a large input common mode

Charge-transferring S&H below: 1) during Sample  $\rightarrow C_S$  are charged between V<sub>in</sub> and input common mode V<sub>CM,in</sub>, C<sub>H</sub> between input and output common mode V<sub>CM,out</sub>  $\rightarrow$  offset cancellation and common-mode shift if needed; 2) during Hold  $\rightarrow C_S$  are connected in (anti) series and loop is closed  $\rightarrow$  charge transferred to C<sub>H</sub>, common-mode input is rejected; gain or attenuation possible



# Virtual ground in CMOS S&H - II

Flip-around topology  $\rightarrow$  more economic implementation: fewer caps, where C<sub>S</sub> are first connected to the input, and then in feedback – however, only unity gain possible – however, feedback factor is 1, while it was ½ in the previous circuit  $\rightarrow$  flip-around more power efficient (lower open-loop gain-bandwidth-product required for the same sampling frequency)

Neither scheme uses the op-amp during sampling  $\rightarrow$  op-amp is in openloop  $\rightarrow$  output to V<sub>dd</sub> or ground, long recovery time  $\rightarrow$  differential output is shorted and connected to a common-mode voltage during sampling



#### Data Converters

Circuits for Data Converters

# Noise analysis of flip-around S&H – II

Hold  $\rightarrow$  a) the sampled noise on C<sub>S</sub> is there also during Hold (of course)

Hold  $\rightarrow$  b) because of the virtual ground, the noise from the switch in feedback is found at the output, until it rolls off because of the finite bandwidth of the op-amp

$$v_{n,out} = v_n \frac{A}{1+A} = v_n \frac{\omega_r/s}{1+\omega_r/s} = v_n \frac{1}{1+s/\omega_r} \qquad \text{"signal"}$$

$$v_{n,out}^2 = \frac{4kTR_{on}}{1 + (\omega/\omega_T)^2} \rightarrow V_{n,out}^2 = kTR_{on}\omega_T$$
 pow



# Noise analysis of flip-around S&H

Each switch has on-resistance  $R_{on}$ , and a thermal noise voltage (density) of  $v_n^2 = 4kTR_{on}$ . The op-amp has an equivalent input noise voltage  $v_{n,qp}^2$ 

Every noise generator causes a colored noise spectrum across each capacitor; when the switches open, the sampled noise on the capacitor is given by the integral of the colored spectrum

Uncorrelated noise  $\rightarrow$  adds power-wise; Correlated  $\rightarrow$  adds signal-wise

During Sample, we have the situation in (a)  $\rightarrow$  two switches in series with  $C_S \rightarrow$  since the integrated noise is kT/C independently of R, we have



# Noise analysis of flip-around S&H – III

Hold  $\rightarrow$  c) The same analysis applies to op-amp noise,  $v_{n,op}^2 = \frac{4kT\gamma'}{g_m}$ Assuming  $\omega_T = \frac{g_m}{C_L}$ , we have the total output noise power as

$$V_{n,out,flip}^2 = \frac{kT}{C_s} + g_m R_{on} \frac{kT}{C_L} + \frac{\gamma' kT}{C_L}$$



Data Converters

#### Noise analysis of flip-around S&H – IV

$$V_{n,out,flip}^2 = \frac{kT}{C_s} + g_m R_{on} \frac{kT}{C_L} + \frac{\gamma' kT}{C_L}$$

The sampling time constant  $R_{on}C_{s}$  is typically lower than  $1/\omega_{r}$ , i.e.

$$R_{on}C_{S} \ll \frac{C_{L}}{g_{m}}$$

which means that the second term in the noise expression is negligible  $\rightarrow$ 



### Noise analysis of charge-transfer S&H - II

Sampling  $\rightarrow$  noise source #1 (and #2) induces a noise voltage across both  $C_S$  and  $C_H$ , and noise on  $C_S$  is subtracted from noise on  $C_H$  during Hold  $\rightarrow$  the relevant transfer function is therefore

$$H_{eq}(s) = H_{C_s}(s) - H_{C_H}(s) = \frac{1}{1 + R_{on}(3C_s)s} \quad \text{(if } C_s = C_H)$$

Considering that the noise contributions from #1 and #2 add up power-wise, we obtain  $\mu_T = \mu_T$ 

 $V_{out,\#1+2}^2 = (1+1)\frac{kT}{3C_s} = 2\frac{kT}{3C_s}$ 

Hold  $\rightarrow$  contributions from #4, #5, and op-amp – #4 is found at the output with gain of -1, band-limited by $\beta f_T$  (-3dB frequency of feedback loop; $\beta = 1/2$ )



### Noise analysis of charge-transfer S&H

Sampling  $\rightarrow$  charge on  $C_S$  is later transferred to  $C_H \rightarrow$  if the charges on the two caps are correlated, linear (signal-wise) addition  $\rightarrow$  assuming  $C_S = C_H$ , the transfer function of noise source #3 on both  $C_S$  and  $C_H$  is

$$H_{C_{s}}(s) = H_{C_{H}}(s) = \frac{1}{1 + 3R_{on}C_{s}s} = \frac{1}{1 + R_{on}(3C_{s})s}$$

Considering that during Hold the noise on  $C_S$  adds signal-wise to the noise on  $C_H$ , and that this is also the output noise caused by source #3, we have



# Noise analysis of charge-transfer S&H - III

Noise source #5 appears directly at the output, also limited by  $\beta f_T$ ; noise from the op-amp is amplified x2, and also limited by  $\beta f_T$ 

Overall  $\rightarrow$  assuming the previous expressions for  $v_{n,op}^2$  and  $\omega_r$ , and considering that  $\beta = 1/2$ , the total noise is

$$f_{n,out,iot}^{2} = \frac{4kT}{3C_{s}} + \frac{2kT}{3C_{s}} + 2 \cdot kTR_{on}\beta\omega_{T} + 4\frac{\gamma'kT}{g_{m}}\beta\omega_{T}$$
$$= \frac{2kT}{C_{s}} + g_{m}R_{on}\frac{kT}{C_{L}} + \frac{2\gamma'kT}{C_{L}} \approx \frac{2kT}{C_{s}} + \frac{2\gamma'kT}{C_{L}}$$

Therefore, for low noise  $\rightarrow$  large capacitances, low-noise op-amp  $\rightarrow$  hardly a surprise!



Circuits for Data Converters

V

Data Converters



# CMOS pass gate – II

This means that the conductance decreases with the supply voltage, and can become zero if

 $V_{dd} \leq V_{th,n} + \left| V_{th,p} \right|$ 

Usually, modern processes offer devices with low V<sub>th</sub> – however, this increases the cost of the product because of added process steps; it is also possible to use thick-oxide MOS, which allows a (much) higher V<sub>dd</sub> (double supply voltage required, extra process step)



#### CMOS pass gate

nMOS gate to  $V_{dd}$ , pMOS to GND  $\rightarrow$  maximum conductance, given by

$$G_{on} = \beta_n V_{od,n} + \beta_p V_{od,p} \qquad V_{od,n} = V_{dd} - V_{in} - V_{th,n} \qquad V_{od,p} = V_{in} - |V_{th,p}|$$

If  $V_{in} \leq |V_{ih,p}|$ , the pMOS conductance goes to zero, as does that of the nMOS for  $V_{in} \geq V_{dd} - V_{ih,n}$ . If  $\beta_n = \beta_p$ , the conductance when both MOS are on is independent of  $V_{in}$ , and equal to



# Switched op-amp technique

Flip-around S&H

Data Converters

 $V_{low}$  is low (close to ground)  $\rightarrow$  no problem driving switch  $S_{b}$ 

At the output  $\rightarrow$  the whole output op-amp stage is switched off (i.e., the output impedance becomes very high) at nodes close to V<sub>dd</sub> and ground  $\rightarrow$  no problem

In this way,  $C_{\rm S}$  can be connected to the input without having to disconnect the OTA with a switch

The only critical element is  $S_{\mbox{\scriptsize in}},$  whose channel must allocate the whole signal range



### Bootstrapping

In principle, one could generate high gate voltages with a charge pump, but this is (probably) not possible because of strict maximum voltage limitations in today's CMOS processes

Bootstrapping ensure that the gate-to-source and gate-to-drain voltages are always below the allowed limits.

The basic approach is shown below  $\rightarrow C_B$  (charged to  $V_{dd}$ ) sustains the  $V_{GS}$  of the sampling switch  $M_S$  through switches  $S_3$  and  $S_4$  during *on*; during *off*,  $S_{OFF}$  grounds the gate of  $M_S$ , and  $S_1$  and  $S_2$  charge  $C_B$  to  $V_{dd}$ .

In reality, because of the par. cap. C<sub>p</sub>, the voltage at the gate of M<sub>S</sub> becomes



### Bootstrapping – III

1) S<sub>1</sub> must be able to switch *on/off* V<sub>dd</sub>; 2) S<sub>3</sub> must sustain the boosted voltage during *on*; 3) S<sub>4</sub> must operate under the same conditions as the main switch M<sub>S</sub>; 4) S<sub>OFF</sub> must be able to swing between the boosted voltage and zero



#### A possible circuital solution is shown below



 $V_{GS}$  for  $M_S$  becomes

$$C_{GS} = V_{dd} \frac{C_B}{C_p + C_B} - V_{in} \frac{C_p}{C_p + C_B}$$

which is below  $V_{dd}$  and (almost) input independent – the on-conductance of  $M_{\rm S}$  becomes

$$G_{on} = \beta \left( V_{dd} \frac{C_B}{C_p + C_B} - V_{in} \frac{C_p}{C_p + C_B} - V_{th} \left( V_{in} \right) \right)$$

 $G_{on}$  is input-dependent mainly through the body effect  $\rightarrow$  good for linearity Direct-biasing of channel-substrate diodes should be avoided, and protection for drains undergoing large voltage wings should be provided



# Bootstrapping – 2×V<sub>dd</sub> generation

S<sub>1</sub> is nMOS → control of its gate requires a voltage doubler → M<sub>d1</sub>, M<sub>d2</sub>, C<sub>1</sub>, C<sub>2</sub>, Inverter → the gate of M<sub>1</sub> is at 2V<sub>dd</sub> during  $\Phi_{off}$  and at V<sub>dd</sub> during  $\Phi_{on}$  → C<sub>B</sub> charges to V<sub>dd</sub> during  $\Phi_{off}$ ; M<sub>1</sub> is off during  $\Phi_{on}$ 



39

#### Bootstrapping – more features

 $\rm M_{po}$  reduces the  $\rm V_{ds}$  and  $\rm V_{gd}$  experienced by  $\rm M_{o}$  during  ${\it {\Phi}_{off}}$ 

Body of  $M_3$  connected to source  $\rightarrow$  no latch-up hazard

 $M_{i3}$  ensures that  $V_{SG3}$  never exceeds  $V_{dd}$  ( $M_{i1}$  is cut off when the input voltage *IN* reaches a value for which  $\Phi_{on} - IN < V_{th,n}$ )

It is easier to implement M1 as an NMOS than as a PMOS, since a PMOS would start conducting during  $\Phi_{on}$  as soon as  $IN + V_{dd} - V_{g,M1} (=V_{dd}) > |V_{th,p}|$ 

None of the terminal-to-terminal device voltages exceeds  $V_{\text{dd}}$  for any device



# Current folding with MOS

8-segment folding of input current – the use of comparators in more efficient than a diode MOS; the comparator detects an increase of the respective MOS source voltage and turns on the switch – the threshold  $V_{\rm B}$  should be slightly higher than  $V_{\rm A}\text{-}V_{tn,h}$  – comparators increase complexity and power consumption, but the voltage drop across the switches is small, and many cells can be cascaded



# Current folding with BJTs

4-segment folding of input current → if  $I_{in}$  is zero, two bias currents  $I_E$  flow into one branch, two into the other → the diff. output voltage  $V_{out,d}$  is zero If now 0 <  $I_{in}$  <  $I_E$ , the current through  $Q_1$  is reduced, and we have  $V_{out,d} = R_L I_{in}$ When  $I_{in}$  becomes higher than  $I_E$ , the current through  $Q_1$  is zero and some current is taken from  $Q_2$ , obtaining  $V_{out,d} = -R_L I_{in}$ ; when  $D_2$  becomes active, the output voltage becomes positive again, to return to negative when  $D_3$  is turned on

Notice that the input voltage must increase by one diode voltage for every active cell  $\rightarrow$  dynamic range at input sets the limit to the number of cells



Data Converters

Circuits for Data Converters

42

#### Voltage folding

Segments (here: 4) generated by the linear region in the transfer function of a differential pair  $-2V_T$  for BJT,  $2V_{od}$  for MOS – too small  $\rightarrow$  extended with degeneration resistors by as much as  $2I_SR_D$ , as the diff. pair becomes fully unbalanced for an input voltage of  $\pm (I_SR_D + V_{od}) \rightarrow$  the differential output voltage changes by  $\pm 2I_SR_L$ 



43

#### Voltage-to-current conversion

(a): cascoding is often needed; can be simplified as in (b), where pMOS are used to avoid the body effect; however, the  $g_m$  of the transistors should be much higher than 1/R; further, it is less linear, although the differential circuits cancels some non-linearity. (c):  $g_m$  is amplified by the op-amp gain (body effect reduced by the same amount)



#### Improved V-I conversion

Current through  $M_1$  ( $M_2$ ) kept constant by feedback, together with avoidance of body effect  $\rightarrow V_{in+}$  ( $V_{in-}$ ) is copied at the source of  $M_1$  ( $M_2$ )  $\rightarrow$ the signal current flows into  $M_3$  ( $M_4$ ), and copied to the output by  $M_5$  ( $M_6$ ) More precisely:  $V_{in,R} \approx V_{in+} \frac{-\beta A}{1-\beta A}$ , where  $\beta A$  is the loop gain of the feedback:

$$3A \approx -g_{m3} \frac{g_{m1}}{g_{m1} + 2/R + g_{ds3} + g_{ds7}} R_{out,A} \approx -g_{m3} R_{out,A} \frac{g_{m1}}{g_{m1} + 2/R}$$

A loop gain of 30-40dB is possible  $\rightarrow$  linearity improvement sufficient in many applications



#### Example 5.4

±0.5V input range, I\_B=1mA, V\_{od}=400mV  $\rightarrow$  determine R for SFDR=85dB and SFDR=95dB

The large-signal resistance is  $R_T = R + \frac{V_{od}}{2(I_B + I_{out})} + \frac{V_{od}}{2(I_B - I_{out})} = R + \frac{V_{od}I_B}{I_B^2 - I_{out}^2}$ 

The differential input determines (implicitly) the output current as

$$\Delta V_{in} = RI_{out} + \frac{V_{od}I_BI_{out}}{I_B^2 - I_{out}^2}$$

from which we obtain  $I_{out} \approx k_1 \Delta V_{in} + k_3 \Delta V_{in}^3 + k_5 \Delta V_{in}^5 + k_7 \Delta V_{in}^7 + ...$ , and

 $SFDR \approx \frac{k_1 \Delta V_{in}}{\frac{1}{4} k_3 \Delta V_{in}^3} = \frac{4k_1}{k_3 \Delta V_{in}^2}$ 

For the above SFDR requirements, we need R=12.5k $\Omega$  and 18.5k $\Omega$ , respectively

Data Converters

Circuits for Data Converters

46

#### Generation of clock phases

Usually, at least two non-overlapping (to avoid charge leakage) phases are needed (overlapping may be needed e.g. to keep feedback during phase transition)

NOR based  $\rightarrow$  non-overlapping; NAND-based  $\rightarrow$  overlapping, need one more inversion for non-overlapping

Non-overlap time  $\rightarrow$  three inverter delays

