

**Exam**  
**Analog IC-design**

2007-10-20, 08.00-13.00

The exam consists of 5 problems which can give a maximum of 6 points each. The total maximum is thus 30 points, and to pass the exam at least 15 points is needed. To pass the course the laboratory part must also be completed.

**Remember:**

- Always start a **new problem on a new page**
- Write **name and page number on each page**
- Sort the pages according to number before you hand them in
- All assumptions must be motivated
- Finish your solution with an answer if possible
- The problems are not sorted according to difficulty
- The number of points of a problem does not always reflect its difficulty


**Allowed during exam:**

- Textbook: Gray, Hurst, Lewis, Meyer, "Analysis and Design of Analog Integrated Circuits"
- Table of basic physical constants and equations (TEFYMA equivalent)
- Data sheet of process
- Pocket calculator

***Good luck!***

## Problem 1

A resistor ladder is to be designed in the 0.35 $\mu\text{m}$  CMOS process (use the parameters in the data-sheet). The purpose of the resistive ladder is to generate 31 different reference voltages to be used in an analog to digital converter. The schematic and a sketch of the layout of the ladder are shown in the figure below:




- Calculate the total length of the resistor ladder required in the layout not to exceed the maximum current density of the resistor material. Perform the calculation for two different alternatives: resistors made in poly1 and in poly2. (3p)
- If the resistors are 1 $\mu\text{m}$  wide, and the length calculated in a. is used, what is the DC current consumption of the ladder? Perform the calculation for both the poly1 and the poly2 alternative. (2p)
- Which resistor layer is best to use in this case, poly1 or poly2? Motivate! (1p)

## Problem 2

An amplifier according to the figure below is realized in the 0.35 $\mu\text{m}$  process. In the calculations, use long channel equations and neglect all capacitances except the load.

- Find the input bias voltage at which the both the transistors are in the active region. (hint: set the drain currents equal) (1p)
- Draw a small signal schematic of the amplifier. (2p)
- Calculate the DC voltage gain, the -3dB bandwidth (location of the pole), and the unity voltage gain frequency. (3p)



## Problem 3

To increase the voltage gain of the amplifier in problem 2, cascodes are introduced. In the calculations, use long channel equations and neglect the Body effect.

- Draw the schematic. Choose appropriate gate bias voltages of the cascode devices. The cascode devices should have the same size as the main devices of the same type. The gate bias voltages and sizes of the main devices are kept the same as in problem 2. (3p)
- Calculate the DC voltage gain (2p)
- Calculate the output voltage range when all devices remain in saturation (1p)

#### Problem 4

A transistor with  $W=10\mu\text{m}$  and  $L=1\mu\text{m}$  has been realized in the  $0.35\mu\text{m}$  process. For the three different bias points indicated below, find the small signal transconductance,  $g_m$ , and the small signal drain source conductance,  $g_{ds}$ . Use long channel equations and take the Body effect into account where it has effect.

Bias points:

- $V_G=1\text{V}$ ,  $V_S=0\text{V}$ ,  $V_D=2\text{V}$ ,  $V_B=0\text{V}$  (2p)
- $V_G=2\text{V}$ ,  $V_S=1\text{V}$ ,  $V_D=3\text{V}$ ,  $V_B=0\text{V}$  (2p)
- $V_G=2\text{V}$ ,  $V_S=0\text{V}$ ,  $V_D=0\text{V}$ ,  $V_B=0\text{V}$  (2p)

#### Problem 5

A two stage operational amplifier is designed in the  $0.35\mu\text{m}$  process, according to figure 9.28a in the textbook. All transistors are  $1\mu\text{m}$  long. The following parameters are given:

$V_{DD} = 3\text{V}$

M1, M2:  $W=20\mu\text{m}$

M3, M4:  $W=10\mu\text{m}$

M5:  $W=40\mu\text{m}$ ,  $V_{G5}=2.2\text{V}$

M6:  $W=50\mu\text{m}$

M7:  $W=200\mu\text{m}$ ,  $V_{G7}=2.2\text{V}$

M8: this transistor is omitted

$C=1\text{pF}$ ,  $R_Z=2\text{k}\Omega$

$C_L=2\text{pF}$

Assume that all capacitances except  $C_L$  can be ignored. Use long channel equations to calculate

- The DC bias current, the unity voltage gain frequency, the DC voltage gain, and the slew-rate. (3p)
- The phase margin with  $C_L=2\text{pF}$ , and how much can the load capacitance can be increased before the phase margin drops to 60 degrees? (3p)