


Research-oriented course

Learning by reading research articles



- Identify key facts from articles**
- Use commercial simulation tool to identify transistor benefits in circuit**
- Writing short research article**



Transistor Scaling and Research Roadmap



Scaling Laws 2018...









Vertical III-V Nanowires in the Roadmaps

Lateral and vertical III-V nanowires are part of IRDS Roadmap!
Lund University has demonstrated state-of-the-art performance devices!
How to take advantage of our demonstrated knowledge basis?




Adapted from IRDS, *Logic core device technology roadmap, More Moore report, 2017*


Year	2017	2019	2021	2024	2027	2030
Device Structures						
Channel	Si	SiGe25%	SiGe50%	Ge, III-V, TFET, 2D	Ge, III-V, TFET, 2D mat	Ge, III-V, TFET, 2D mat

Courtesy of C. Convertino IBM


Nanoelectronics 2030-45



Current Trends in Device Scaling



Nanowires are a natural extension of the transistor evolution







Riel et al, MRS Bulletin 2014




Why III-V Nanowires

Why III-V Nanowires?


- Advantageous transport → high transconduc. and I_{on}
- Wrap-gate geometry → low output conduc. and DIBL
- Band gap engineering → increased breakdown, reduced I_{off}
- Small nanowire footprint → reduced defect propagation probability






A roadmap from Japan's technical community sees silicon nanowires extending the reach of multi-gate devices.


Current Trends in Device Scaling




Transistor Innovations Enable Technology Cadence




Current Trends in Device Scaling





Transport Enhancement



Current Trends in Device Scaling




Transport Enhancement




Electrostatics




Current Trends in Device Scaling



Transport Enhancement



Current Trends in Device Scaling






Transport Enhancement

Graphene

III-Vs

Strained
Si



Electrostatics


Planar
Technologies

FinFets
Trigates

Nanowires



Current Trends in Device Scaling





Transport Enhancement


Graphene

III-Vs

Strained
Si



x10 power
increase



Electrostatics

Planar

Technologies


FinFets

Trigates

Nanowires



Current Trends in Device Scaling






Transport Enhancement

Graphene

III-Vs

Strained
Si



Electrostatics

Planar
Technologies


FinFets
Trigates

Nanowires



Current Trends in Device Scaling

NANO
ELECTRONICS
GROUP







More than Moore
Beyond Moore

Transport Enhancement

Graphene

III-Vs

Strained
Si



Planar
Technologies

FinFets
Trigates

Nanowires

Electrostatics



What will you learn in this course?

How small transistors can we make?

How do we compare data for different transistors?

What are good numbers for a transistor?

What is the relation between the physics, the technology and the performance?

What are the ultimate limits in terms of power consumption?

What are the benefits of nanotechnology?

How can we implement high-speed circuits?