Lecture 8: Heterogeneous Integration II

Contents:

Nanowire Capacitors:

J. Wu et al Nano Letters, 16, 2016, p 2418 " Low Trap Density in InAs/High-k Nanowire... "

Negative Capacitance: S Salahuddin et al Nano Letters, 8, 2008, p 245 " Use of Negative Capacitance ..."

Ferroelectric HfO₂: P. Polakowski et al Applied Phys. Lett. 106, 215, p. 232905 "Ferroelectricity..."

Negative Capacitance FETs: D. Kwoon et al IEEE Electron Dev Lett. 39, 2018, p 300 " Improved Subthreshold...."



Is interfacial chemistry correlated to gap states for high-k/III-V interfaces?

W. Wang, C.L. Hinkle, E.M. Vogel, K. Cho, R.M. Wallace*

Department of Materials Science and Engineering, The University of Texas at Dallas, Richardson, TX 75080, USA

ALD critical for III-V MOS structures

Alternative cycles of metal and oxide

Has self cleaning effect

Reaction at interface detected by XPS



Fig. 4. *In situ* half-cycle ALD study of S-passivated GaAs showing (a) Ga 2p and (b) As 2p regions. The As-shaded feature corresponds to As–As bonding. Reprinted with permission from [28], © 2008, American institute of physics.

Nanoelectronics: III-V CMOS

The Bad Guys









Ν



Fig. 4. Creation of bonding and antibonding states (σ and σ*) from As-As bonds, related to the band energies.



Fig. 5. Schematic of the density of interface states for GaAs and InAs, compared to the bulk band states, and their charge neutrality levels (CNL)/Fermi level stabilisation energies.

CV for InAs Nanowires: Gen 1





SISC, San Diego, 2016, Wernersson

Interpretation of the CV Data





 $\frac{\text{Data interpreted with a combined model}}{\text{with interface traps and border traps}} \\ \text{Similar N}_{\text{bt}} \text{ to planar InAs references} \\ \text{Lower D}_{\text{it}} \text{ than planar InAs references} \\ \end{aligned}$

SISC, San Diego, 2016, Wernersson



SISC, San Diego, 2016, Wernersson

Low D_{it} on InAs Nanowires





What if we use a Ferroelectric Insulator?



Figure 1. A standard FET structure where the current I in the drain circuit is controlled by the gate voltage V_{g} . The right panel shows an equivalent circuit for the division of the gate voltage between the insulator capacitance and the semiconductor capacitance (that comprises of the depletion, channel to source and channel to drain capacitances).

Landau-Kahlatnikov relation:

 $\rho \frac{\mathrm{d}\vec{P}}{\mathrm{d}t} + \nabla_{\vec{P}} U = 0$

$$E_{\text{ext}} = 2\alpha P + 4\beta P^{3} + 6\gamma P^{5} + \rho \frac{\mathrm{d}P}{\mathrm{d}t}$$

Use: $Q = P$ $V = E_{\text{ext}}t_{\text{ins}}$
 $V \approx \alpha_{0}Q + \beta_{0}Q^{3} + \gamma_{0}Q^{5} + \rho_{0}\frac{\mathrm{d}Q}{\mathrm{d}t}$

Very different from dielectric capacitor!

Nanoelectronics: Heterogeneous Integration 2

Use a series connection to stabilize the negative capacitance!

Surface potential in the channel

$$\frac{\partial V_{g}}{\partial \psi_{s}} = 1 + \frac{C_{s}}{C_{ins}} \qquad S \equiv \frac{\partial V_{g}}{\partial (\log_{10} I)} = \frac{\partial V_{g}}{\frac{\partial \psi_{s}}{\partial \varphi_{s}}} \frac{\partial \psi_{s}}{\partial (\log_{10} I)}$$

What if we use a Ferroelectric Insulator?



Can HfO2 be Ferroelectric?

Ferroelectricity in undoped hafnium oxide

Patrick Polakowski and Johannes Müller Fraunhofer Institute for Photonic Microsystems IPMS - Business Unit Center Nanoelectronic Technologies CNT, Dresden 01099, Germany

HfO₂ has several crystal structures

The phases depend on processing (ALD 300 C + spike anneal at 650 C)

O-phase are ferroelectric

For thin films about 60% is obtained

Other mechanisms:

- Hf_{0.5}Zr_{0.5}O₂



Nanoelectronics: Heterogeneous Integration 2

Can HfO2 be Ferroelectric?

Small grain sizes are required

Note the high permittivity

The films have a life time issue with degradation

Might be solved!

Nanoelectronics: Heterogei



Effects on Transistors

Improved Subthreshold Swing and Short Channel Effect in FDSOI n-Channel Negative Capacitance Field Effect Transistors

Daewoong Kwon[®], Korok Chatterjee[®], Ava J. Tan[®], Ajay K. Yadav, Hong Zhou, Angada B. Sachid, Roberto dos Reis, Chenming Hu, and Sayeef Salahuddin

HZO used in Si SOI FETs

Hysteresis different for reference (left) and NCFET (right) verifying ferroelectric behaviuour



Effects on Transistors

The reference has lower D_{it} but the NC-FET has better characteristics!



Effects on Transistors

The NC-FET has better: On-characteristics (higher ε_r) Off-state characteristics (ferroelectric behaviuour)

Here not below 60mV/dec Others have demonstrated

