



LUND  
UNIVERSITY



# Integration of III-V semiconductors with Si

---

MATTIAS BORG

---



# On the agenda

## Part 1:



- Why go for III-Vs?
- Challenges of integration
- Integration techniques
  - Buffer layer epitaxy
  - ELO

## Part 2:

- ART
- Nanowire epitaxy
- TASE
- RME



# Si integrated circuits

- Si electronics for 50+ years!  
→ Established, inexpensive, versatile
- Billions of transistors/chip (all "identical"!)
- Si CMOS → Greatest engineering feat of mankind





# End of the Si roadmap

- Power leakage is the problem
  - Leakage through gate dielectric,  $I_{GD}$  (dynamic)
  - Leakage in off-state,  $I_{DS,off}$  (static)
  - Core clock speed increase stalls




# III-V semiconductors


		IIIA	IVA	VA	VIA	VIIA
III-V		B Boron	C Carbon	N Nitrogen	O Oxygen	F Fluorine
IB	IIB	Al Aluminum	Si Silicon	P Phosphorus	S Sulphur	Cl Chlorine
Cu Copper	Zn Zinc	Ga Gallium	Ge Germanium	As Arsenic	Se Selenium	Br Bromine
Ag Silver	Cd Cadmium	In Indium	Sn Tin	Sb Antimony	Te Tellurium	I Iodine
Au Gold	Hg Mercury	Tl Thallium	Pb Lead	Bi Bismuth	Po Polonium	At Astatine




# So why III-V's?



Direct band gaps



Ternary compounds



High electron mobility

# So why III-V's?




- Can extend application space
- But for feasibility (\$\$) needs integration with Si



Optoelectronics

- LEDs
- Lasers
- IR Photodetectors



Communication and Power


- mmWave devices (> 60 GHz)
- RF Power amplifiers
- Power switches



Quantum computing

- Majorana fermions
- Topological interfaces

# Challenges of integration - *Lattice-mismatch*



# How thick can you grow?

$h$  = layer thickness

- $E_{strain} \propto h$
- Not stable when  $E_{strain} >$  critical thickness,  $h_c$

$$h_c \approx \left( \frac{1-\nu}{1+\nu} \right) \left( \frac{1}{16\pi\sqrt{2}} \right) \left( \frac{b^2}{a(x)} \right) \left( \frac{1}{\epsilon_0^2} \right) \ln \left( \frac{h_c}{b} \right)$$


Matthews-Blakeslee model

$\nu$  = Poisson ratio



$\epsilon_0$  = lattice mismatch

$b$  = slip distance (Burgers vector)

$a$  = bulk lattice constant of film





# Strain relaxation




# Two types of line dislocations


- Burgers vector direction tells type of defect:
- Edge dislocations
  - Extra/missing row of atoms parallel to the dislocation
  - Burgers vector perpendicular to line
- Screw dislocation
  - Atomic planes are screwed around the dislocation
  - Burgers vector parallel to line



# Example – InAs on Si



InAs  
 $a_e = 6.058 \text{ \AA}$



Si  
 $a_s = 5.431 \text{ \AA}$

$$f = \frac{a_e - a_s}{a_s}$$



1. How large is the lattice mismatch (f)?
2. What is the critical thickness?
3. What growth mode to expect?

**Answers:**

1. 11.5%
2. Basically zero
3. Island growth

→ InAs integration on Si seems quite hopeless

# Challenges of integration - *Crystal structure*




**Two interlaced face-centered cubic (fcc) lattices**  
 The second lattice is translated  $a/4^*(1,1,1)$


Same structure as diamond  
 but **one fcc lattice has group III**  
 and **the second one has group V species**

# Anti-phase boundary defects


- Very detrimental defect due to highly polarised defect states.




Michaud, Portail, Alquier "Advanced Silicon Carbide Devices and Processing", Chapter 2 (2015)




# Integration strategies



- Goal:
- Maximize quality
    - Minimize cost (high throughput)
    - Minimize thermal budget





# Epitaxial integration methods



# Buffer layer epitaxy

- Idea: Reduction of defects in top layer by containing defects in a thick "buffer" layer.
- Why? Dislocations can terminate when merging


Julian et al JCG 2014



# Strategies to limit defect propagation


## Off-cut substrates

Maximizes  
nucleation density




Fischer et al. JAP 1986

## Graded buffers




## Superlattices





Chen et al. IEEE Electron Lett. 2004

# Example of buffer-integrated device




InAs QD laser (5 layer Dot-in-a-well)  
 GaAs/InAlAs superlattices capture defects  
 Operating at  $1.26 \mu\text{m}$  and above  $100^\circ\text{C}$   
 Output power  $100 \text{ mW}$  at RT  
 Threshold  $200 \text{ A/cm}^2$  at RT




Chen et al. IEEE Electron Lett. 2004

# Two-step buffer


- **Nucleation step:** low temperature, high growth rate  
→ Creates dense network of dislocated islands
- **Buffer step:** standard growth conditions to merge film




InAs on Si(111), nucleation @ 350 °C



(d)





(e)




# Multiple nucleation steps

Ghalamestani et al. JCG 2011




InAs nanowires grown on the InAs buffer




# Epitaxial Lateral Over-Growth (ELOG)


- Growth through small trench
- Filters out defects
- Layer on top of mask is high-quality
- Still high defect density above openings




Wang et al. 2011 ICO Int Conf Information Phot.





Wierzbicka et al. JAP 2009





# Problem of merging growth fronts




- Faceting can cause voids
- Crystal misalignment can cause defects



# Break





# Epitaxial integration methods



# Aspect ratio trapping (ART)



IMEC VLSI 2016

- Idea:
  - Based on ELO concept but no merging
  - High aspect ratio windows (trenches) to catch all defects
- Progress lead by IMEC, Sematech
- Completely compatible with Si CMOS fin processes (replacement fin)




# Defect "trapping" in ART

- Defects (dislocation threading, twins, stacking faults) occur on (111) planes
- Defects across the trenches terminate on oxide
- Defects along the trench may not be trapped
- Two-step growth improves this → Maximize nucleation density to prevent threading




# Latest status


- V-groove at bottom deemed crucial
- IMEC:
  - **Two-step growth** to create a dense twin network
  - Mg Counterdoping to increase resistivity in InP




Waldron et al. SSE 2016 (IMEC)



Orzali et al. JAP 2015 (SEATECH)





- $I_{on} = 200 \mu\text{A}/\mu\text{m}$  ( $V_{DS}=0.5\text{V}$ )
- $g_m = 1.3 \text{ mS}/\mu\text{m}$  ( $V_{DS}=0.5\text{V}$ )
- $\mu_{FE} \sim 1200 \text{ cm}^2/\text{Vs}$
- SS = 82 mV/dec



IMEC VLSI 2016

# Nanowire epitaxy - VLS




- VLS – Vapour Liquid Solid
- Selective growth seeded by liquid particle
  - Extrinsic particle (Au, Ag, Al, Sn, ...)
  - Self-assisted (Ga → GaAs, In → InAs)
- Gives nanowire structures along [111]B (usually)
- Strain relaxation by
  - elastic relaxation at small dimensions (some claim)
  - Point contact to Si → Contained misfit dislocation network at heterojunction (observed)






Plissard et al. Nanotechn. 2011

# Nanowire epitaxy – Selective area

- No seed → abrupt junctions, CMOS compatible
- **Twin defects are necessary!!** → Prismatic crystal shape
  - (111)B top and {110} side facets
- Aspect ratio given by growth rate anisotropy
- Excellent devices demonstrated by Hokkaido group





Tomioka et al. Nature 2012




# Limitations of nanowire epitaxy

- Non-polarity of Si  
→ Equiv. nucleation dir.
- Vertical or inclined nanowire growth




Tomioka et al. Nano Lett. 2008




- Axial growth rate varies with
  - diameter
  - neighborhood
- Radial growth  
→ Morphology variations

# Latest status of vertical nanowire devices

- Self-aligned S/D  $\rightarrow$  lower  $R_{on}$
- $I_{on} = 407 \mu\text{A}/\mu\text{m}$  ( $V_{DS}=0.5\text{V}$ )
- $g_m = 2.4 \text{ mS}/\mu\text{m}$  ( $V_{DS}=0.5\text{V}$ )
- 45% ballistic transport (45 nm)
- SS = 85 mV/dec





(a)




(b)


Kilpi et al. JEDS 2018




# Template-assisted selective epitaxy (TASE)





# Template-assisted selective epitaxy (TASE)




Vertical process








Borg et al. Nano Letters 2014



Horizontal process





Czernomaz et al. VLSI 2015





# Material quality with TASE

- Misfit dislocations contained at heterojunction
- Twin plane defects often present in arsenide materials (InAs, GaAs,...)
  - Increased carrier scattering
    - GaSb has been made twin-free
- The surface is intrinsically protected from oxidation
  - Less surface scattering/recombination





Borg et al. Nano Lett. 2014




# Transport properties in TASE




- High carrier mobility (at 300 K)
  - 23 nm InAs:  $\mu_n = 5400 \text{ cm}^2/\text{Vs}$
  - 20 nm GaSb:  $\mu_p = 760 \text{ cm}^2/\text{Vs}$
- Ballistic transport in InAs 1D nanowires < 50 K
  - Conductance quantization observed
  - Mean free path =
    - 470 nm @ 30 K, 1  $\mu\text{m}$  @ 4 K
- Ballistic transport maintained over up to four cross junctions



Gooth et al. APL 2017





Borg et al. ACS Nano 2017



Gooth et al. Nano Lett. 2017

# Cointegration of multiple materials




- Sequential repetition of TASE allows for multiple channel materials densely spaced.  
→ III-V Complementary logic
- GaSb and InAs cointegrated
- First material remains unchanged



Borg et al. ACS Nano 2017

# Device implementations

## Vertical Tunnel Field effect-transistors





Cutaia et al. J-EDS 2015  
Moselund et al. TED 2016

- $I_{on} = 5 \mu\text{A}/\mu\text{m}$  ( $V_{DS}=0.5\text{ V}$ )
- $I_{on}/I_{off} = 10^6$
- $SS = 70 \text{ mV/dec}$

## finFETs for III-V CMOS





- $I_{on} = 480 \mu\text{A}/\mu\text{m}$  ( $V_{DS}=0.5\text{ V}$ )
- $g_m = 0.9 \text{ mS}/\mu\text{m}$  ( $V_{DS}=0.5\text{ V}$ )
- $\mu_{FE} \sim 500 \text{ cm}^2/\text{Vs}$
- $SS = 250 \text{ mV/dec}$



Schmid et al. APL 2015



# Rapid Melt Epitaxy

- Single crystalline heteroepitaxy is achieved by melting and recrystallizing nanostructured III-V (or Ge)




# Rapid Melt Epitaxy

- Small contact point between Si and III-V /Ge.
  - Heterogeneous nucleation at this interface
  - Defects are confined near this interface
- Very high crystal quality ( $\mu_h(\text{Ge}) \sim 1000 \text{ cm}^2/\text{Vs}$ )
- Large areas possible (compared to TASE)




Feng EDL 2006




# Importance of nucleation rates

- Onset of heterogeneous and homogeneous nucleation at different T → Process window
  - Limits the maximum size of the single crystal
  - Too slow cooling rate → poly-crystal
    - Example: Square vs hexagonal mesh




Yoku et al. APL 2011




# Si interdiffusion problem


- Solid Si in connection with a Ge or III-V liquid  
→ dissolution of the Si into the liquid




Toko et al. JJAP 2010



# Problem of ternaries in RME




- Thermodynamics favors compositional gradient
- Higher cooling rates  $\rightarrow$  homogeneous composition




Littlejohns Sci. Rep. 2014

# Summary and outlook


Integrated III-V Comm/Optical/Quantum technology



+



Si CMOS technology



+

→ Ways for 3D integration needed  
(low thermal budget, high throughput)