



LUND
UNIVERSITY

Integration of III-V semiconductors with Si

MATTIAS BORG



Part 1:



- Why go for III-Vs?
- Challenges of integration
- Integration techniques
 - Buffer layer epitaxy
 - ELO

Part 2:

- ART
- Nanowire epitaxy
- TASE
- RME




Si integrated circuits

- Si electronics for 50+ years!
 - Established, inexpensive, versatile
- Billions of transistors/chip (all "identical"!)
- Si CMOS → Greatest engineering feat of mankind





End of the Si roadmap

- Power leakage is the problem
 - Leakage through gate dielectric, I_{GD} (dynamic)
 - Leakage in off-state, $I_{DS,off}$ (static)
 - Core clock speed increase stalls




III-V semiconductors

		IIIA	IVA	VA	VIA	VIIA
III-V		B Boron	C Carbon	N Nitrogen	O Oxygen	F Fluorine
		Al Aluminum	Si Silicon	P Phosphorus	S Sulphur	Cl Chlorine
IB	IIB	Ga Gallium	Ge Germanium	As Arsenic	Se Selenium	Br Bromine
Cu Copper	Zn Zinc	In Indium	Sn Tin	Sb Antimony	Te Tellurium	I Iodine
Ag Silver	Cd Cadmium	Tl Thallium	Pb Lead	Bi Bismuth	Po Polonium	At Astatine
Au Gold	Hg Mercury					




Exact binary composition!


So why III-V's?



Direct band gaps



Ternary compounds



High electron mobility

So why III-V's?



- Can extend application space
- But for feasibility (\$\$) needs integration with Si



Optoelectronics

- LEDs
- Lasers
- IR Photodetectors



Communication and Power


- mmWave devices (> 60 GHz)
- RF Power amplifiers
- Power switches



Quantum computing



- Majorana fermions
- Topological interfaces

Challenges of integration - *Lattice-mismatch*



Two types of line dislocations

- Burgers vector direction tells type of defect:
 - Edge dislocations
 - Extra/missing row of atoms parallel to the dislocation
 - Burgers vector perpendicular to line
 - Screw dislocation
 - Atomic planes is screwed around the dislocation
 - Burgers vector parallel to line



How thick can you grow?

$h = \text{layer thickness}$

- $E_{\text{strain}} \propto h$
- Not stable when $E_{\text{strain}} > \text{critical thickness, } h_c$

$$h_c \approx \left(\frac{1-\nu}{1+\nu} \right) \left(\frac{1}{16\pi\sqrt{2}} \right) \left(\frac{b^2}{a(x)} \right) \left(\frac{1}{\epsilon_0^2} \right) \ln \left(\frac{h_c}{b} \right)$$


Matthews-Blakeslee model

$\nu = \text{Poisson ratio}$




$\epsilon_0 = \text{lattice mismatch}$

$b = \text{slip distance (Burgers vector)}$


$a = \text{bulk lattice constant of film}$



Strain relaxation



Example – InAs on Si



$$f = \frac{a_e - a_s}{a_s}$$


1. How large is the lattice mismatch (f)?
2. What is the critical thickness?
3. What growth mode to expect?

- Answers:**
1. 11.5%
 2. Basically zero
 3. Island growth

→ InAs integration on Si seems quite hopeless

Challenges of integration - *Crystal structure*

Si




Diamond structure

Two interlaced face-centered cubic (fcc) lattices

The second lattice is translated $a/4*(1,1,1)$

III-V




Zinc-blende structure


Same structure as diamond
but **one fcc lattice has group III**
and **the second one has group V species**

Anti-phase boundary defects

- Very detrimental defect due to highly polarised defect states.




Michaud, Portail, Alquier "Advanced Silicon Carbide Devices and Processing", Chapter 2 (2015)




Goal:

- Maximize quality
- Minimize cost



Epitaxy (MOVPE)



Typical Temperature: 500-800°C




Wafer bonding




Czornomaz et al. IEDM 2011

Epitaxial integration methods



Buffer layer epitaxy


- Idea: Reduction of defects in top layer by containing defects in a thick "buffer" layer.
- Why? Dislocations can terminate when merging



Strategies to limit defect propagation


Off-cut substrates

Maximizes
nucleation density







Fischer et al. JAP 1986

Graded buffers



Grassman et al. TED 2010


Superlattices






Chen et al. IEEE Electron Lett. 2004

Two-step buffer

- **Nucleation step:** low temperature, high growth rate
→ Creates dense network of dislocated islands
- **Buffer step:** standard growth conditions to merge film





InAs on Si(111), nucleation @ 350 °C




Multiple nucleation steps

Ghalamestani et al. JCG 2011




InAs nanowires grown on the InAs buffer




Epitaxial Lateral Overgrowth

- Growth through small trench
- Filters out defects
- Layer on top of mask is high-quality
- Problem with void formation upon merging stripes
- Still high defect density above openings




Wierzbicka et al. JAP 2009



InP seed on (001) Si substrate, covered with SiO₂ mask






SiO₂ trench to facilitate selective area growth





Defect-free area of epitaxial lateral overgrown region of InP on Si





Problem of merging growth fronts



- Faceting can cause voids
- Crystal misalignment can cause defects







Break




Epitaxial integration methods

Aspect ratio trapping (ART) *Template-assisted selective epitaxy (TASE)*




Nanowire epitaxy

Rapid Melt Epitaxy



Epitaxial lateral overgrowth (ELO)






Buffer layer epitaxy

Aspect ratio trapping (ART)


IMEC VLSI 2016

- Idea:
 - Based on ELO concept but no merging
 - High aspect ratio windows (trenches) to catch all defects
- Progress lead by IMEC, Sematech
- Completely compatible with Si CMOS fin processes (replacement fin)






Defect "trapping" in ART

- Defects (dislocation threading, twins, stacking faults) occur on (111) planes
- Defects across the trenches terminate on oxide
- Defects along the trench may not be trapped
- Two-step growth improves this → Maximize nucleation density to prevent threading




Orzali et al. JAP 2015






Latest status


- V-groove at bottom deemed crucial
- IMEC:
 - **Two-step growth** to create a dense twin network
 - Mg Counterdoping to increase resistivity in InP




- $I_{on} = 200 \mu\text{A}/\mu\text{m}$ ($V_{DS}=0.5\text{V}$)
- $g_m = 1.3 \text{ mS}/\mu\text{m}$ ($V_{DS}=0.5\text{V}$)
- $\mu_{FE} \sim 1200 \text{ cm}^2/\text{Vs}$
- $SS = 82 \text{ mV}/\text{dec}$



Waldron et al. SSE 2016 (IMEC)




Orzali et al. JAP 2015 (SEMATECH)





IMEC VLSI 2016

Nanowire epitaxy - VLS

- VLS – Vapour Liquid Solid
- Selective growth seeded by liquid particle
 - Extrinsic particle (Au, Ag, Al, Sn, ...)
 - Self-assisted (Ga → GaAs, In → InAs)
- Gives nanowire structures along [111]B (usually)
- Strain relaxation by
 - elastic relaxation at small dimensions (some claim)
 - Point contact to Si → Contained misfit dislocation network at heterojunction (observed)




Tomioka et al. Nature 2012






Plissard et al. Nanotechn. 2011

Nanowire epitaxy – Selective area

- No seed → abrupt junctions, CMOS compatible
- **Twin defects are necessary!!** → Prismatic crystal shape
 - {111}B top and {110} side facets
- Aspect ratio given by growth rate anisotropy
- Excellent devices demonstrated by Hokkaido group





Yoshida et al. JCG 2009





Tomioka et al. Nature 2012

Limitations of nanowire epitaxy

- Non-polarity of Si
→ Equiv. nucleation dir.
- Vertical or inclined nanowire growth




Tomioka et al. Nano Lett. 2008




- Axial growth rate varies with
 - diameter
 - neighborhood
- Radial growth
→ Morphology variations

Latest status of vertical nanowire devices

VLS Nanowires






- Self-aligned S/D → lower R_{on}
- $I_{on} = 407 \mu A/\mu m$ ($V_{DS}=0.5V$)
- $g_m = 2.4 \text{ mS}/\mu m$ ($V_{DS}=0.5V$)
- $\mu_{FE} \sim 1200 \text{ cm}^2/Vs$
- $SS = 85 \text{ mV/dec}$



Kilpi et al. IEDM 2017

Selective-area Nanowires



- HEMT structure
- InGaAs QW
- $I_{on} = 450 \mu A/\mu m$ ($V_{DS}=0.5V$)
- $g_m = 1.42 \text{ mS}/\mu m$ ($V_{DS}=0.5V$)
- $\mu_{FE} = 7850 \text{ cm}^2/Vs$
- $SS = 75 \text{ mV/dec}$

Tomioka et al. Nature 2012


Template-assisted selective epitaxy (TASE)

- A combination of ELO, ART, and nanowire growth

Key concepts:


1. Limit epitaxy to start from a **single nucleation point**
2. Assist the crystal growth to desired shape by confining epitaxy within an **oxide template**.

Borg et al. Nano Lett. 2014




Horizontal process


In practice



Vertical process



Borg et al. Nano Letters 2014





Czornomaz et al. VLSI 2015



Schmid et al. APL 2015

Material quality with TASE

- Misfit dislocations contained at heterojunction
- Twin plane defects often present in arsenide materials (InAs, GaAs,..)
 - Increased carrier scattering
 - GaSb has been made twin-free
- The surface is intrinsically protected from oxidation
 - Less surface electronic states?





Borg et al. Nano Lett. 2014




Transport properties in TASE




- High carrier mobility (at 300 K)
 - 23 nm InAs: $\mu_n = 5400 \text{ cm}^2/\text{Vs}$
 - 20 nm GaSb: $\mu_p = 760 \text{ cm}^2/\text{Vs}$
- Ballistic transport in InAs 1D nanowires < 50 K
 - Conductance quantization observed
 - Mean free path =
470 nm @ 30 K, 1 μm @ 4 K
- Ballistic transport maintained over up to four cross junctions



Gooth et al. APL 2017





Borg et al. ACS Nano 2017




Gooth et al. Nano Lett. 2017

Cointegration of multiple materials


- Sequential repetition of TASE allows for multiple channel materials densely spaced.
 - III-V Complementary logic
- GaSb and InAs cointegrated
- First material remains unchanged



Borg et al. ACS Nano 2017






Cutaia et al. VLSI 2016



Device implementations

Vertical Tunnel Field effect-transistors




Cutaia et al. J-EDS 2015
Moselund et al. TED 2016

- $I_{on} = 5 \mu\text{A}/\mu\text{m}$ ($V_{DS}=0.5 \text{ V}$)
- $I_{on}/I_{off} = 10^6$
- $SS = 70 \text{ mV/dec}$



finFETs for III-V CMOS

InAs fin



23x25 nm



- $I_{on} = 480 \mu\text{A}/\mu\text{m}$ ($V_{DS}=0.5\text{V}$)
- $g_m = 0.9 \text{ mS}/\mu\text{m}$ ($V_{DS}=0.5\text{V}$)
- $\mu_{FE} \sim 500 \text{ cm}^2/\text{Vs}$
- $SS = 250 \text{ mV/dec}$



Schmid et al. APL 2015




Rapid Melt Epitaxy

- **Single crystalline heteroepitaxy is achieved by melting and recrystallizing nanostructured III-V (or Ge)**



Rapid Melt Epitaxy


- Small contact point between Si and III-V /Ge.
 - Heterogeneous nucleation at this interface
 - Defects are confined near this interface
- Very high crystal quality ($\mu_h(\text{Ge}) \sim 1000 \text{ cm}^2/\text{Vs}$)




Feng EDL 2006

Importance of nucleation rates

- Onset of heterogeneous and homogeneous nucleation at different $T \rightarrow$ Process window
 - Limits the maximum size of the single crystal
 - Too fast cooling rate \rightarrow poly-crystal
 - Example: Square vs hexagonal mesh




Toko et al. APL 2011




Si interdiffusion problem


- Solid Si in connection with a Ge or III-V liquid
→ dissolution of the Si into the liquid




Toko et al. JJAP 2010



Problem of ternaries in RME




- Thermodynamics favors compositional gradient
- Higher cooling rates \rightarrow homogeneous composition







Littlejohns Sci. Rep. 2014

Device results - Rapid Melt Epitaxy

- Not really so many device metrics, focus on larger devices
- Demonstrates good slope and good I_{on}/I_{off}
 - But not performance yet.



Feng EDL 2008



Yuan et al. VLSI 2013

The future

Integrated III-V Comm/Optical/Quantum technology



Si CMOS technology

