

Written Exam High Speed Devices, April 7 2018.

Constants:

$$\hbar = 1.055 \times 10^{-34} \text{ Js}$$

$$k_B = 1.38 \times 10^{-23} \frac{\text{J}}{\text{K}}$$

$$m_0 = 9.109 \times 10^{-31} \text{ kg}$$

$$\epsilon_0 = 8.85 \times 10^{-12} \text{ Fm}^{-1}$$

$$e = q = 1.602 \times 10^{-19} \text{ C}$$

1)

A quantum well ($t_w = 7 \text{ nm}$) MOS ($t_{ox} = 5 \text{ nm}$, $\epsilon_{ox} = 15$) structure has a sheet carrier density $n_s = 1.25 \times 10^{12} \text{ cm}^{-2}$ from Hall measurements.

- The device capacitance is measured to be 0.1147 F/m^2 , what is m^* .
- What is the Fermi level position?
- If $T \approx 0 \text{ K}$, what is the largest group velocity of an electron confined in the quantum well?
- Since $T \approx 0 \text{ K}$, the system lacks any thermal energy. Explain why the velocity obtained in c) $\gg 0$?

2)

- For a ballistic FET - why does the current increase exponentially $e^{q(V_{gs}-V_T)/kT}$ for $V_{GS} \ll V_T$
- For a ballistic FET - why does the current increase super linearly $(V_{gs} - V_T)^{1.5}$ for $V_{GS} \gg V_T$
- Explain why $C_q \rightarrow \frac{C_q}{2}$ for a ballistic device in saturation.


3)

A quasi-ballistic InGaAs FET ($m^* = 0.03m_0$, $\epsilon_r = 13$) quantum well FET ($t_w = 7 \text{ nm}$) has $t_{ox} = 5 \text{ nm}$ ($\epsilon_{rox} = 15$). The device width is $1 \mu\text{m}$ and $L_g = 30 \text{ nm}$.

- Calculate the total gate capacitance in saturation.
- Calculate the ballistic drain current in saturation when $V_{GS} - V_T = 0.5 \text{ V}$.
- Calculate the ballistic device transconductance at $V_{GS} - V_T = 0.5 \text{ V}$.
- If the transconductance is measured to be $3 \text{ mS}/\mu\text{m}$, calculate the device mean free path (assuming that scattering is the only effect that lowers the current.)

4)

Due to a fabrication error, a transistor acquires a large gate-drain leakage. The simplest equivalent model is then as shown below.



- Derive an expression for the current gain.
- Derive an expression for the maximum stable gain.
- Derive an expression for the highest frequency where power amplification is possible.

5)

A 50Ω source is connected to a 50Ω ($\epsilon_{r,eff}=4$) waveguide environment. A transistor is connected to the source to build a single stage LNA. The transistor has an optimum noise impedance at $f=50\text{GHz}$ given by $Z_{opt} = 100 + 200j$.

- Design an input matching network, which minimizes the noise of the amplifier using one discrete (L/C) and one waveguide component.
- What is the minimum noise figure, if $\gamma=1$ and $g_m=20\text{mS}$ and $R_g=10\Omega$ and $f_T=300\text{GHz}$?
- If the LNA is operated at $f=60\text{GHz}$ with the same matching network – how will the noise figure be affected? Motivate your answer by considering two effects.