LUND UNIVERSITY

Exercise 3 in VHDL

EITF65

1 Sequential logic with VHDL

Task 1: A state machine

Describe in VHDL the state machine in example 2.13 from the course book, which calculates the parity of an incomming sequence. Divide the state machine into two processes. If the provided simulation file is used, the entity and ports should be named as in the listing below. The name of the design file should be the same as the entity name.

```
entity parity is
    port(
        clk : in        std_logic;
        i : in        std_logic;
        p : out       std_logic
    );
end parity;
```

Task 2: The lion cage

Describe in VHDL the lion cage from example 2.4 of the course book. This time there is no provided simulation file. Create your own. You can use the one from the previous exercise as a reference.

Task 3: Help your friend Miranda

A girl named Miranda wants to create a synchronous sequential circuit that outputs a 1 if and only if the last 5 input signals have been 00100. Describe the circuit in VHDL. As before, if the provided simulation file is used the entity and ports should be named as in the listing below. The name of the design file should be the same as the entity name.

```
entity mirandas_state_machine is
    port(
        clk : in std_logic;
        n_rst : in std_logic;
        i : in std_logic;
        o : out std_logic;
    );
end mirandas_state_machine;
```

Please note that the reset is active low (that is what the prefix n_{-} denotes). This means that the state machine should go to state s_0 when the reset signal is 0.

2 Solutions

Task 1: A state machine

Task 2: The lion cage

Task 3: Miranda's state machine

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
: out STD_LOGIC);
end mirandas_state_machine;
architecture Behavioral of mirandas_state_machine is
    type state_type is (s0, s1, s2, s3, s4);
    signal current_state, next_state: state_type;
begin clocking: process (clk)
       current_state <= next_state;
end if;</pre>
               end if;
       end process;
       process (current_state, i)
begin
              in
next_state <= current_state;
case current_state is
when s0 =>
    if i = '0' then
        next_state <= s1;
end if;
when s1 =>
                     when s1 \Rightarrow
if i = '0' then
                     if i = '0' then
    next_state <= s2;
else
    next_state <= s0;
end if;
when s2 =>
    if i = '1' then
        next_state <= s3;
end if;
when s3 =>
    if i = '0' then
        next_state <= s4;
else
    next_state <= s0;</pre>
                     else
    next_state <= s0;
end if;
when s4 =>
    if i = '0' then
                                    next_state <= s2;
                             else
                            next_state <= s0;
end if;</pre>
              end case;
       end process;
       process (current_state , i)
begin
    o <= '0';</pre>
               if current_state = s4 and i = '0' then
    o <= '1';</pre>
       end if;
end process;
end Behavioral;
end Behavioral;
```