Uppgift 3

In this problem we start by drawing a graph. It seems that it is convenient to make it as a Moore graph, since then we can let the state encoding directly control the engine. Hence as state variables we use are P and R. The state 00 means then that the door is in one of its end positions (either open or closed), 11 that the door is opening, and 10 that the door is closing. In the following graph we start in state 00, and the inputs are K, G_1 , and G_2 :



Then we get the following Karnaugh maps and (minimal) functions:



Uppgift 4

Since the interval for the numbers should be [-128, 127] we can use eight bit numbers (in 2-complement representation). Therefore, we cascade two of the adders 74LS283 o be able to calculate within the interval. The sum from the aders are fed to eight D-elements. This represents the state of the counter. The outputs from the D-elements are then given as input for one of the numbers for the adder, se figure below. To realise the CLEAR-signal we use the following truth table

x	CLEAR	y
0	0	0
0	1	0
1	0	1
1	1	0

where y = x if CLEAR = 0 and y = 0 if CLEAR = 1. This is realised by $y = x \wedge CLEAR'$. Putting one of these on each of the inputs for A_i and B_i solves the function. So, without taking the steps of the counter into consideration gives the following construction:



In the figure \tilde{B}_{ij} is the *j*th input for the *i*th adder, before the CLEAR-function, where \tilde{B}_{11} is the least significant bit (lsb). To find the rest of the realisation we consider the following truth table:

En	U/D	Nbr	function	$ \tilde{B}_{11} $	\tilde{B}_{12}	\tilde{B}_{13}	\tilde{B}_{14}	\tilde{B}_{21}	\tilde{B}_{22}	\tilde{B}_{23}	\tilde{B}_{24}
0	—	—	0	0	0	0	0	0	0	0	0
1	0	0	-1	1	1	1	1	1	1	1	1
1	0	1	-2	0	1	1	1	1	1	1	1
1	1	0	+1	1	0	0	0	0	0	0	0
1	1	1	+2	0	1	0	0	0	0	0	0

We see that \tilde{B}_{13} to \tilde{B}_{24} are realised by the same function. Hence, we have three different functions, and we draw three different Karnaugh maps to get them:



So, we complete

3

the figure above by adding the one below.



Uppgift 5

- a) The circuit in the data sheet has three gates delay to generate the carry. If we instead cascade four FA as in the book, the first FA has three gates daeay. The rest has the delay from carry to carry of two gates. This will result in a total delay of 9 gates. Hence the solution in the data sheet is three times faster.
- b) From the figure we have that

$$\Sigma_1 = (A_1 \lor B_1)(A_1' \lor B_1') \oplus C_0 = (A_1B_1' \lor A_1'B_1) \oplus C_0 = A_1 \oplus B_1 \oplus C_0$$

$$C_1 = \left((A_1 \lor B_1)' \lor (A_1B_1)'C_0' \right)' = (A_1 \lor B_1)(A_1B_1 \lor C_0) = A_1B_1 \lor A_1C_0 \lor B_1C_0$$

Writing these functions in a tabular, we see that the statement in the problem is true:

$A_1B_1C_0$	$C_1 \Sigma_1$	$2C_1 + \Sigma_1$			
0 0 0	0 0	0			
$0 \ 0 \ 1$	$0 \ 1$	1			
$0 \ 1 \ 0$	$0 \ 1$	1			
$0 \ 1 \ 1$	$1 \ 0$	2			
$1 \ 0 \ 0$	$0 \ 1$	1			
$1 \ 0 \ 1$	$1 \ 0$	2			
$1 \ 1 \ 0$	$1 \ 0$	2			
1 1 1	1 1	3			

c) From b) we know that we can write the ith carry as

$$C_i = \left(C'_{i-1}(A_i B_i)' \vee (A_i \vee B_i)'\right)' \tag{1}$$

At the mark for C_2 we have

$$C_{2} = \left(C_{0}'(A_{1}B_{1})'(A_{2}B_{2})' \vee (A_{2}B_{2})'(A_{1} \vee B_{1})' \vee (A_{2} \vee B_{2})'\right)' = \left(\underbrace{(C_{0}'(A_{1}B_{1})' \vee (A_{1} \vee B_{1})')}_{C_{1}'}(A_{2}B_{2}) \vee (A_{2} \vee B_{2})'\right)' = \left(C_{1}'(A_{2}B_{2}) \vee (A_{2} \vee B_{2})'\right)'$$

and we see that C_2 fulfills the equation. Similarly, we can check that C_3 and C_4 satisfy the recursion in (1),

$$C_{3} = \left(C_{0}'(A_{1}B_{1})'(A_{2}B_{2})'(A_{3}B_{3})' \vee (A_{2}B_{2})'(A_{3}B_{3})'(A_{1} \vee B_{1})' \\ \vee (A_{3}B_{3})'(A_{2} \vee B_{2})' \vee (A_{3} \vee B_{3})'\right)'$$

$$= \left(C_{2}'(A_{3}B_{3})' \vee (A_{3} \vee B_{3})'\right)'$$

$$C_{4} = \left(C_{0}'(A_{1}B_{1})'(A_{2}B_{2})'(A_{3}B_{3})'(A_{4}B_{4})' \vee (A_{2}B_{2})'(A_{3}B_{3})'(A_{4}B_{4})'(A_{1} \vee B_{1})' \\ \vee (A_{3}B_{3})'(A_{4}B_{4})'(A_{2} \vee B_{2})' \vee (A_{4}B_{4})'(A_{3} \vee B_{3})' \vee (A_{4} \vee B_{4})'\right)'$$

$$= \left(C_{3}'(A_{4}B_{4})' \vee (A_{4} \vee B_{4})'\right)'$$

4

d) The recursion in (1) can be used to get a general expression for the *i*th carry. To get rid of the outer parentasis and inversion, we consider the inverse:

$$C'_{i} = C'_{i-1}(A_{i}B_{i})' \vee (A_{i} \vee B_{i})'$$

$$= \left(C'_{i-2}(A_{i-1}B_{i-1})' \vee (A_{i-1} \vee B_{i-1})'\right)(A_{i}B_{i})' \vee (A_{i} \vee B_{i})'$$

$$= C'_{i-2}(A_{i-1}B_{i-1})'(A_{i}B_{i})' \vee (A_{i-1} \vee B_{i-1})'(A_{i}B_{i})' \vee (A_{i} \vee B_{i})'$$

$$= \left(C'_{i-3}(A_{i-2}B_{i-2})' \vee (A_{i-2} \vee B_{i-2})'\right)(A_{i-1}B_{i-1})'(A_{i}B_{i})'$$

$$\vee (A_{i-1} \vee B_{i-1})'(A_{i}B_{i})' \vee (A_{i} \vee B_{i})'$$

$$= C'_{i-3}(A_{i-2}B_{i-2})'(A_{i-1}B_{i-1})'(A_{i}B_{i})' \vee (A_{i-2} \vee B_{i-2})'(A_{i-1}B_{i-1})'(A_{i}B_{i})'$$

$$\vee (A_{i-1} \vee B_{i-1})'(A_{i}B_{i})' \vee (A_{i} \vee B_{i})'$$

$$= \dots =$$

$$= C'_{0} \bigwedge_{j=1}^{i} (A_{j}B_{j})' \bigvee_{k=1}^{i-1} ((A_{k} \vee B_{k})' \bigwedge_{\ell=k+1}^{i} (A_{\ell}B_{\ell})') \vee (A_{i} \vee B_{i})'$$

Hence,

$$C_{i} = \left(C'_{0} \bigwedge_{j=1}^{i} (A_{j}B_{j})' \bigvee_{k=1}^{i-1} \left((A_{k} \vee B_{k})' \bigwedge_{\ell=k+1}^{i} (A_{\ell}B_{\ell})' \right) \vee (A_{i} \vee B_{i})' \right)'$$