

# EITF35: Introduction to Structured VLSI Design

VHDL-5: Coding Style

Liang Liu liang.liu@eit.lth.se



#### Traditional PL v.s. VHDL

#### ■Traditional PL

- Operations performed in a sequential order
- Help human's thinking process to develop an algorithm step by step (dangous in HDL)
- Resemble the operations of a basic computer model

#### ■HDL – Characteristics of digital VLSI

- Connectiosn of parts
- Concurrent operations
- Concept of propagation delay and timing



### **Example**

#### ☐ HDL code:


```
Process (a,b,c,d)
Begin
  if (d='1')
    r <= a+b;
  else
    r <= a+c;
  endif
End process</pre>
```

#### ☐ Traditional PL

```
if (d='1')
   r <= a+b;
else
   r <= a+c;
endif</pre>
```




## HDL





## **Two Basic Digital Components (What)**


## Combinational Logic



Always:

$$z \leq F(a, b, c);$$

i.e. a function that is always evaluated when an input changes. Can be expressed by a truth table. Outputs only depend on PRESENT inputs (no memory)




if clk' event and clk= '1' then Q <= D;

clk

i.e. a stored variable,
Edge triggered D Flip-Flop
with enable.
Can memorize input (for at
least one clock cycle)



## **Two-Segment Coding**



□Separate combinational circuits and registers

## Go ahead, two-segment works!



### Comments "--": may be "more important"

-----

- -- Design : CARRIER SENSE
- -- File Name : CARRIER SENSE.vhdl
- -- Purpose: Model of CARRIER SENSE process in PCS (IEEE Std 802.3)
- -- Limitation: none
- -- Errors: none known
- -- Include Files: none
- -- Author: Liang Liu, liang.liu@eit.lth.se, Lund University
- -- Simulator: ModelSim 6.5
- \_\_\_\_\_\_
- -- Revision List:
- -- +-----+
- -- | Version | Author | Date | Changes |
- -- +-----+ -- |1.0 | Liang Liu | 2001/08/03 | original created |
- -- |1.1 | Liang Liu | 2002/01/04 | disable TX\_EN to CRS
- -- +-----+

## Make your code readable!!! Maintenance and re-usability



### Indent the code properly

```
architecture one seg arch of dff_en is
            begin
             process (clk,reset)
                 begin
                   if (reset='1') then
                     q < = '0';
                   elsif (clk'event and clk='1') then
                     if (en='1') then
Use two space
instead of 'tab'
                       q \le d;
for indenting
                     end if;
                   end if ;
               end process;
             end one seg_arch;
```

some tools like vim and emacs treat 'tab' differently



#### **Names**

## Make your file name and signal name meaningful that others can read your code conveniently

- Suggestion for signal name: direction\_function\_feature
  - For example: i\_clk\_r, means an input clock with rising edge trige
  - Mark register output and combinational logic output
- One entity per file and make the file name the same as entity name



## **Data types**

- Integer: only for CONSTANT, NOT for SIGNALS
- std\_logic/std\_logic\_vector: often for interface (I/O) and logic signals
- signed/unsigned: signals for arithmetic operation



## **Complete Sensitivity List**

#### 3-input and circuit

```
bad: process(a)
begin
    y <= a and b and c;
end process;
Good: process(a,b,c)
begin
    y <= a and b and c;
end process;
end process;</pre>
```

For a combinational circuit, all inputs need to be included in the sensitivity list!!!



## Complete value assignment

□For purely combinational processes: Every output must be assigned a value for every possible combination of the inputs

```
process (SEL, A, B)
begin
if (SEL = '0') then
Y <= A;
end if;
end process;
```

```
process (SEL, A, B)
begin
if (SEL = '0') then
Y <= A;
else
Y <= B;
end if;
end process;
```

Avoid latch in your design



### No For Loops (at least for beginners)

□"For" may make your design process last forever ....






#### **Don't Wait**

- □The 'wait' or 'after' statement can delay for a certain amount of time, e.g., "wait 10ns;"
- □Only use it in test benches that are not meant to become hardware
- □Do not use them in the design of your hardware
- □EDA Tools will insert delay automatically by adding buffer

#### Example:

Not synthesizable







### **DO NOT introduce uncertainty**

□'X' and 'U' are legal VHDL, but the synthesized circuit won't behave like you expect.

```
architectare behy of ALU
is
be in
process B,Sel) begin
cate Sel is
when "00" =>
Res < A + B:
when "01" =>
Res \leq A + (not B) + 1;
when "1X" =>
Res \leq A and B:
when "1U" =>
Res <= A or B:
when others =>
Res <= A;
end case;
end process;
end behv;
```

```
architecture behy of
ALU is
begin
process(A,B,Sel) begin
case Sel is
when "00" =>
Res <= A + B:
when "01" =>
Res \leq A + (not B) + 1;
when "10" =>
Res <= A and B:
when "11" =>
Res \leq A or B:
when others =>
Res <=A;
end case;
end process;
end behv:
```



#### **Feedbacks**

- □ Don't use a combinational feedback
- □You never really need them.



#### **Multiple Source**

□ Drive every signal from exactly one process or concurrent assignment.

```
Architecture arc_ad of ad is begin

e<=a+b;
e<=c+d;
end arc_ad;
```



#### **Initial value**

□Do NOT assign initial values to signals

signal bad signal : std logic := '0';





## Infer registers

```
process (clk)
begin
  if rising_edge(clk) then
    q0 <= d0;
  else
    q0 <= d1;
  end if;
end process;</pre>
process (clk)
begin
  if rising_e
    q0 <= d0;
    end if;
end process;</pre>
```

```
begin
  if rising_edge(clk) then
    q0 <= d0;
  end if;
end process;</pre>
```



### "Rules" for coding sequential circuits

□Strictly follow the synchronous design methodology; i.e., all registers in a system should be synchronized by a common global clock signal (otherwise special circuits are needed)

□The memory components should be coded clearly so that a predesigned cell can be *inferred from the device library*.

□ Isolate the memory components from the VHDL description and code them in a *separate segment*. One-segment coding style is not advisable.

□ Asynchronous reset, if used, should be only for system initialization. It should not be used to clear the registers during regular operation

□Unless there is a compelling reason, a *variable should new* used to infer a memory component.

#### Do NOT mix

- **□**Combinational logic with registers
- □ Asynchronous reset with synchronous reset
- **■** Mealy machine with Moore machine



#### Lecture

□ Oct. 1st Tuesday (13.15-15.00)



**Design for Test (DFT)** 

Erik Larsson Professor

☐ Oct. 7th Monday (13.15-15.00)

**Torsten Larsson** 





#### Lecture

☐ Oct. 8th Tuesday (13.15-15.00)





