

TLV IN LUND

Introduction to Top Level Verification

PRESENTER



- Shkelqim Lahi
 - B.Sc.E. in Computer Engineering (Engineering College of Copenhagen 2004)
 - M. SC. EE. In "System on Chip" (LTH 2006)
 - Work experience
 - > EMP 2006 2009
 - > ST-Ericsson 2009 2013
 - > Ericsson 2013
 - Verification Engineer

ERICSSON IN LUND



> Radio Product and variant Lund

- Radio, analog and mix signals ASICs for 5G
- FPGA Products
- Design & Verification in all levels
- > SOC Level I&V
 - Top Level Verification for Radio ASICs

AGENDA




Top Level Verification in focus

> SoC Verification

- > What do we do?
- > TLV SW environment
- > Why Verification?
- > TLV in other areas
- >Q&A

SOC






VERIFICATION SCOPES

1

- > Block Verification
 - Block functionality
 - Protocol verification
 - Full coverage e.g. code coverage
- > Subsystem Verification
 - Integration of blocks
 - Functionality of combined blocks
- > Top Level Verification
 - Integration test
 - Functional test of full system
 - Pad verification



TLV MISSION



> Full responsability for the functionality of the ASIC/SoC
> Design implemented according to the Specification
> Involved in ASIC Bring up activities

AGENDA

1

- > SoC Verification
- > What do we do?
- > TLV SW environment
- > Why Verification?
- > TLV in other areas
- >Q&A



> Project start


- Workshop and information meetings
- Verification Planning
- Prepare SW and TB environment for the Project
- CPU architecture and compiler
 - > ARM CA53, CA9, CA7, CA5
 - > ARM CM4, CM7
 - > ARM CR4





> Sanity test

- Boot all CPUs and Cores
 - Clk & rst, Memories, Interconnect
- Interconnect test
 - Access every block inte the system, one register on every block
- Memory test
 - Access memories, few locations








> Integration test


- Integration test of Blocks with external interfaces (B1, B2)
 - E.g. UART, I2C, DDR
- Integration test of internal blocks (B3)
 - E.g Timer, Interrupt controller
- Integration test of Subsystems (SubSys A)
 - Verify all interfaces of the subsystem








- > Functional test
 - Functional test of complex blocks
 - Complement to Integration test
 - Functional use cases including several blocks
 - > Different complexity levels
 - All supported boot modes
 - Cold and warm reset logic
 - Clock tree verification







- > Netlist Simulations
 - Run simple tests on the synthesized netlist
 - Without and with SDF (Timing information)
- > Regression Run
 - Rerun all the tests in Regression mode
 - Quality stamp before "tape out"








> ASIC Bring up

- Run tests on the Silicon after production
- Verify package
- Sanity test of all external interfaces
- Support SW community in getting up to speed
 - Help debug HW related issues





AGENDA

3

- > SoC Verification
- > What do we do?
- > TLV SW environment
- > Why Verification?
- > TLV in other areas
- >Q&A

SW DRIVEN VERIFICATION

- The SW driven flow uses the existing cores in the DUT to verify the integration and/or functionality of the design
- > Using SW the system is verified as it is intended to be used
- Since the test cases are implemented in SW they can easily be reused on different platforms
 - Virtual Platforms
 - Emulation
 - RTL Simulation
 - ASIC Bring-Up
- > Directed tests are primarily used in the SW driven flow
 - Exhaustive testing is more suitable for constrained random flows
 - But there are also tools available on the market that can auto generate parts of the SW => enable exhaustive testing using SW

TEST ARCHITECTURE

Flexible Architecture Software Test bench

> TEST SW


- Test SW including drivers and register mapping, in C.
- ELF and HEX files are generated to be loaded into the memories.


> TC specific TB files


- Additional DUT connections
- Verification components
- Assertions
- Parameters and forces

Common TB files

- DUT
- Standard TB components
- Optional external memories











TEST SW



SW ARCHITECTURE



> C base SW



TEST CASES




> TC categories

- Sanity simple tests for sanity purpose (e.g. boot)
- Register complete register test of a block
- Integration Integration test of a block
- Function complex functional tests of the one or more blocks or subsystem
- ABU Sw test for ASIC bring up activities




SW TESTBENCH




SW DRIVEN TB





INTEGRATION TEST WITH ASSERTION





DEBUG SW



How to debug the SW when running in simulation environment?

- Printout!
 - > Printf vs. Costumized functions

```
printf("read data %d from memory\n", data);
TST REPORT SNS("read data ", data, "from memory\n");
```

- > UART vs Costumized Tester
 - Uart is slow in simulation
 - Use costumized test component with dedicated registers for printouts
- ARM Tarmac log
 - * "Tarmac is a textual trace output. Fast Models supports the generation of traces that consistently track the execution and related activities in the model, particularly those that affect the state of the modeled IP."

TARMAC LOG

3

> Tarmac log example

	114	or (nain) zooorco					
13799 ns		0000584a:4607) R7 0000710c	Т	thrd:	MOV	r7,r0	<tst_report_sns+0x2></tst_report_sns+0x2>
13799 ns			т	thrd:	MOV	r6,r1	<tst_report_sns+0x4></tst_report_sns+0x4>
	R	R6 0000000					
13801 ns			Т	thrd:	MOV	r5,r2	<tst_report_sns+0x6></tst_report_sns+0x6>
13801 ns		R5 00007be0 00005850:461c)	т	thrd:	MOV	r4, r3	<tst report="" sns+0x8=""></tst>
15001 115		R4 00000002		cind.	1101	14,15	
13803 ns		00005852:b933) R (00005862) T	Т	thrd:	CBNZ	r3,{pc}+0x10 ; 0x5862	<tst_report_sns+0xa></tst_report_sns+0xa>
13815 ns			Т	thrd:	MOV	r1,r4	<tst_report_sns+0x1a></tst_report_sns+0x1a>
		R1 0000002					
13815 ns		00005864:4638) R0 0000710c	Т	thrd:	MOV	r0,r7	<tst_report_sns+0x1c></tst_report_sns+0x1c>
13817 ns		00005866:f000fd4d)	т	thrd	BL	{pc}+0xa9e ; 0x6304	<tst report="" sns+0x1e=""></tst>
13017 113		LR 0000586b		cinu.	DL	(hc)+0xa3e , 0x0304	<131_REFORT_583+0x16>
		R (00006304) T					
13830 ns	ES (0)0006304:b5f0)	т	thrd:		{r4-r7,lr}	<tst_stdio_string></tst_stdio_string>
	ST	2000fe90		000058	6b 000071	0c	
	ST	2000fe80 000000	90	00007be0 000000	02		
		SP (Main) 2000fe84					
13832 ns)0006306:b085)		thrd:	SUB	sp,sp,#0x14	<tst_stdi0_string+0x2></tst_stdi0_string+0x2>
		SP (Main) 2000fe70					
13832 ns		0006308:4605) R5 0000710c	Т	thrd:	MOV	r5,r0	<tst_stdio_string+0x4></tst_stdio_string+0x4>
13834 ns		000630a:460e)	т	thrd:	MOV	r6,r1	<tst stdio="" string+0x6=""></tst>
20001 110		R6 00000002				,	
13834 ns)000630c:4b3d)			LDR	r3,{pc}+0xf8 ; 0x6404	<tst_stdi0_string+0x8></tst_stdi0_string+0x8>
		00006400		806ff0	00		
		R3 806ff000	_				
13856 ns		0000630e:681c)					<tst_stdi0_string+0xa></tst_stdi0_string+0xa>
) 806ff000 R4 00000000			000000	90	
13858 ns		0006310:3403)	т	thrd:	ADDS	r4,#3	<tst stdi0="" string+0xc=""></tst>
20000 110		R4 00000003					

SW DEBUGGER



File View Help + · · · · · + Hexadecimal · History Simulation Radix			문 🗈 🏠 · Software · Utilities Layout
Source Viewer ×		III Registers × 🔅 Cores	
5 C I Files ∠ ≚ ≚ a t - ♀	I	Show unknown values	
tll_simctrl.c × tst_report	Image: Second		/alue
<pre>217 // TST_STDID_LF(MsgType); 218 219 220 void TST_REPORT_SNS(const char* stringl, uint32 Num, const char* string2, cons 221 v 222 v 224 v 225 v 225 v 226 v 226 v 227 v 226 v 227 v 227 v 228 v 229 void TST_REPORT_SNSNS(const char* stringl, uint32 Numl, const char* string2, u 230 v 230 v 231 v 232 v 233 v 234 v 235 v 235 v 235 v 235 v 235 v 236 v 237 v 237 v 237 v 238 v 239 v 239 v 239 v 239 v 230 v</pre>	21036 S550: 461c mov r4, r3 □ 21037 S552: b93 chuz r3, S662 <tst_report_sns+< td=""> 21038 tst_report.c:222 (discriminator 1) movs r0, #1 21040 S553: 1050 movs r0, #1 21041 S553: 1050 movs r0, #1 21042 S555: 1000 movs r1, #0 21043 S555: 1000 movs r1, #0 21044 tst_report.c:223 S562: 4521 mov r1, r4 21045 S562: 4621 mov r1, r4 S566: 1050 21046 tst_report.c:224 S568: 4000 fd0304 <tst_stdio_string< td=""> 21045 tst_report.c:224 S568: 4630 mov r1, r4 21046 tst_report.c:224 S568: 4621 mov r1, r4 21050 TST STDIO_STRING(string2, MsgType); S568: 5000 1060 S105 21051 TST STDIO_STRING(string2, MsgType); S568: 5000 572: 4621 mov r1, r4 21052 S568: 4000 mov r1, r4 S106 S374</tst_stdio_string<></tst_report_sns+<>	4 P R1 4 P R2 4 P R3 4 P R5 4 P R5 4 P R6 4 P R6 4 P R1 4 P R11 4 P R12 4 P R13 4 P R14 4 P XP5R	(no filter) ('h7d9c 'h0 'h7be0 'h2 'h2 'h7be0 'h7d9c 'h7d9c 'h7d9c 'h7d9c 'h7d9c 'h7d9c 'h7d9c 'h7ebc 'h7c04 'h7c04 'h200003c4 'h200003c4 'h2000128 'h4597 'h1000000
181,719 ns -			· · · · · · · ·
·	Waveform 1 - SimVision		
ooc Eile Edit ⊻iew Exglore Format Windows <u>H</u> elp			
			Time: 27 180,719ns :
	A Debug	Location = 181,719(1)ns	
Baseline = 0 Mame Mame </td <td> 181,200ns 181,300ns 181,400ns 181,500ns 181,600ns 181,700ns 18 20088 20088 2008 2008 2008 2008 2008</td> <td> 181,800ns 181,900ns 182,000ns 182 Godwin destruction of the standard state</td> <td></td>	181,200ns 181,300ns 181,400ns 181,500ns 181,600ns 181,700ns 18 20088 20088 2008 2008 2008 2008 2008	181,800ns 181,900ns 182,000ns 182 Godwin destruction of the standard state	

AGENDA


1

- > SoC Verification
- > What do we do?
- > TLV SW environment
- > Why Verification?
- > TLV in other areas
- >Q&A

INCREASING DEMAND



The 2016 Wilson Research Group Functional Verification Study



More Verification Engineers vs Design Engineers


Source: <u>https://blogs.mentor.com/verificationhorizons/blog/2016/10/04/part-8-the-2016-wilson-research-group-functional-verification-study/</u>

2018-10-15 | Ericsson Internal | Page 28

COMPLEX SOC



It's an SoC World




Source: <u>https://blogs.mentor.com/verificationhorizons/blog/2016/09/25/part-7-the-2016-wilson-research-group-functional-verification-stud/</u>

2018-10-15 | Ericsson Internal | Page 29

TIMEPLAN



Where ASIC/IC Verification Engineers Spend Their Time



2016 Where ASIC/IC Verification Engineers Spend Their Time

Creating Test and Running Simulation
Debug
Other
Other

Source: <u>https://blogs.mentor.com/verificationhorizons/blog/2016/10/04/part-8-the-2016-wilson-research-group-functional-verification-study/</u>

2018-10-15 | Ericsson Internal | Page 30

WORKING IN TLV



Interesting

- Different blocks and tools
- > Challenging
 - Complex functionality
- > Big responsibly

- Responsible for the functionality of a "very" expensive product

- Variation
 - Long project with various work packages
 - Work with both SW & HW

AGENDA

3

- > SoC Verification
- > What do we do?
- > TLV SW environment
- > Why Verification?
- > TLV in other areas
- >Q&A


SW DRIVEN ON FPGA



> SoC on FPGAs


- Zynq UltraScale from Xilinx

> Reuse between Simulation and Lab environment



MIX SIGNAL ASIC

- Combined analog and digital design
- > Perfect solution
 - SPICE + RTL simulations
 - Very slow or not possible due to complexity
- Use model for analog design
 - Real Number Modeling RNM
 - SystemVerilog SV-RNM
 - Supported by IEEE 1800-2012




Simulation Performance / Capacity



POWER AWARE



- Different power regions
- Isolation between the regions
- Simulate with UPF flow



AGENDA

1

- > SoC Verification
- > What do we do?
- > TLV SW environment
- > Why Verification?
- > TLV in other areas

>Q&A





ERICSSON