



### Interfacing Keyboard with FPGA Board

Masoud Nouripayam



Introduction to Structured VLSI Design






Figure 1: Key Board interface waveform

- Old PS/2 Keyboard sends data serially
- Main code of each key is gathered in 8 bits (In addition to heading and tailing bits)
- Clock frequency is around 10-30 KHz
- Sampling edge is the falling edge

UNIVERSITY



- Key pressed = make code is generated.
- Key released = break code is generated.

key	make	break
А	ʻlC'h	'F0'h '1C'h
В	'32'h	'F0'h '32'h
С	'21'h	'F0'h '21'h





Take for example the 'A' Key

When the key is **pressed**:

**"1C"** is sent serially through serial data line

If you are still holding it down, another "1C" will be sent. This keeps occurring until the 'A' key has been released

when the pressed key is released:

The keyboard will send "F0" (hex) and then "1C"

For more info see: https://retired.beyondlogic.org/keyboard/keybrd.htm






**UNIVERSITY** 

4

Scan codes


• Each key is assigned a unique scan code.







• Pressed key shows on FPGA -- 7 SEGEMENT DISPLAY





# Demonstration of you design

- Check the reset condition, all display should be switched off at reset.
- Pressing "123456" one by one, the display should look the following:

Seven Segement Display

DISPLAY OFF				
			1	
		1	2	
	1	2	3	
1	2	3	4	
2	3	4	5	
3	4	5	6	

press (sw0) reset

press 1

- press 2
- press 3
- press 4
- press 5

press 6

UNIVERSITY

## **Important Concepts**

- The frequency difference between FPGA and keyboard (keyboard freq. typically is a few KHz (~10-30) and FPGA in the MHz range)

### **Synchronization**

between two domains is the key to avoid meta-stability

• Keyboard operates by sampling the data line on the falling edge of its clock

#### **Detecting falling edge**

of keyboard clock is the key not to miss any data from data line




## **Main Processes**



- Synchronizing Keyboard with FPGA
- Detection of falling edge of keyboard Clock
- Storing of relevant Scan Code from keyboard
- Control and activate the required seven segment
- Shift previous key left and display the currently pressed key



## **System blocks**





• Build your own test bench for each component & TEST It!

The sooner you understand any problem in your design, The easier you can solve it and go along the flow

- Comment your code wherever possible!
- Document the your work process!
- Make sure you keep the input/output ports of each component the same as they are provided.

Though you can create your own internal signals in the components.







- Read the required parts from reference manual of FPGA board. You need to understand e.g., how to refresh the 7segments to show your digits
- Almost all necessary solutions to your problems can be found in the course book. Also, searching through internet may help you for better understanding
- And Finally:

No Latch!



# **VHDL File Lists**



#### File Name

keyboard\_top.vhd sync\_keyboard.vhd edge\_detector.vhd convert\_scancode.vhd keybaord\_ctrl.vhd convert\_to\_binary.vhd binary\_to\_sg.vhd keyboard\_top.xdc tb\_pkg.vhd tb\_keyboard.vhd input.txt

#### Function

Top level integration file Synchronize keyboard data Edge detection circuit Convert serial data to parallel Keyboard controller Convert scan code to binary Seven segment driver Pin mapping to FPGA board. Required for some functions in testbench test bench to drive stimulus Keys to be sent to design via testbench.

