



#### **Interfacing Keyboard with FPGA Board**

**Oskar Westman** 

elt13owe@student.lu.se



• Key released = break code is generated.

key	make	break	
Α	ʻlC'h	'F0'h '1C'h	
В	'32'h	'F0'h '32'h	
С	'21'h	'F0'h '21'h	





Figure 1: Key Board interface waveform



(F11 78) ESC 76 F5 03 F6 OB F7 83 F8 OA) F9 01 (F10 09 F3 04 F4 OC (F12) F1 05 F2 06 07 5% 2E 2@ 1E 4\$ 25 3# 26 7& 3D 8\* 3E 9( + = 55 (1) (<u>5</u>D) 1! 6^ 0) ← 66 ~ -\_ 4E 0E 36 46 4Ś 16 TAB E 24 R 2D Q W }] 58 0 [{ 54 15 0D 1D 2C 35 3C 4D 43 44 A 1C S D 23 G 34 Caps Н 33 K 42 F 5A 4ċ ┛ 1B 2B 52 3B 4B 58 Shift Z 1A Shift в Х С Ν Μ ?/ 22 21 2A 32 31 3A 41 49 4A 12 59 Ctrl SPACE Alt E0 11 Ctrl Alt E0 14 14 11 29

Each key is assigned a unique scan code.









Pressed key shows on FPGA -- 7 SEGEMENT DISPLAY





### Demostration



- Check the reset condition, all display should be switched off at reset.
- Pressing "123456" one by one, the display should look the following:

Seven Segement Display

D	pre			
			1	pre
		1	2	pre
	1	2	3	pre
1	2	3	4	pre
2	3	4	5	pre
3	4	5	6	pre

press (sw0) reset

press 1

- press 2
- press 3

press 4

press 5

press 6

### **Main Processes**

- Synchronizing Keyboard with FPGA.
- Detection of falling edge of keyboard Clock. (why?)
- Storing of relevant Scan Code from keyboard (meaning?).
- Display of 'numbers' keys on Seven Segment.
- Shift the previous key left and display the current number when the next number key is pressed.

# Why falling edge?



## 1.2 Reading Keyboard Scan Codes Through the PS/2 Interface on the Board

The keyboards provided in the lab has a USB interface, however, don't worry, we won't ask you to implement a USB host, which is a very complex design. In our case fortunately the FPGA board has a USB host (PIC microcontroller) implemented already. This USB host converts the keyboard interface to old PS/2 format interface, and we will design the controller for this interface.

The old PS/2 PC keyboard transmits data in a clocked serial format consisting of a start bit, 8 data bits with least significant bit (LSB) first, an odd parity bit and a stop bit. The clock signal is only active during data transmission. The generated clock frequency is usually in the range of 10 - 30 kHz. Each bit should be read on the falling edge of the clock.















- Build your own test bench for each component and TEST IT!
- Work your way through the components, confirm function and continue.
- Document your work along, present to the TA.
- Bit-shift is a good operation in this lab. Read about it in the book or google it!
- NO LATCHES!

## **VHDL File Lists**

#### File Name

keyboard\_top.vhd sync\_keyboard.vhd edge\_detector.vhd convert\_scancode.vhd keybaord\_ctrl.vhd convert\_to\_binary.vhd binary\_to\_sg.vhd keyboard\_top.xdc tb\_pkg.vhd tb\_keyboard.vhd input.txt

#### Function

Top level integration file Synchronize keyboard data Edge detection circuit Convert serial data to parallel Keyboard controller Convert scan code to binary Seven segment driver Pin mapping to FPGA board. Required for some functions in testbench test bench to drive stimulus Keys to be sent to design via testbench.