

# EITF35: Introduction to Structured VLSI Design

Part 3.1.2: VHDL-4

Liang Liu liang.liu@eit.lth.se





#### **Outline**

- ■Handling Large Designs: Hierarchical
- □ Component
- **□**Generics
- Configurations
- □Library and Package




## Large Scale Design?







## **Hierarchical Design**





#### **LU Innovation**

#### **Electrical and Information Technology**

FACULTY OF ENGINEERING LTH I LUND UNIVERSITY

For employees Current student Press



Education

Research | Contact |

**Open Positions** 

Shortcuts

#### EIT-research within LTE heading towards IoT-markets

Michal Stala, PhD student at EIT together with Magnus Midholt ... with many years at Sony Ericsson/Sony Mobile are both working hard to take their proprietary solution to market. The aim is to address the world of IoT (Internet of Things) using 4G or LTE. -We will have a working demo at MWC in Barcelona next year, they say hopefully.

With office and lab hosted in a small room at the business incubator Ideon Innovation they also have nearby access to business coaches who interrogate with questions. Questions on business potential. customer benefits, marketing and other issues needed to make innovations hit the market. Technology development is one thing and business is another. -And we would like to do both. We have stepped up on the bridge between research and innovation, the guys tell us.

Magnus and Michal have been considering a joint startup since they did their Masters studies together at LTH and many ideas have since been tossed around frequently throughout the years. At the time, WAP and color displays were hot, now other things make headlines.

After employment at Ericsson, Michal began his PhD studies at EIT where he addressed the fields of LTE and 5G. -A course on LU Innovation in entrepreneurship for scientists got the business ideas to mature and our company Mistbase was born, says Michal.



Magnus Midholt, "handyman" and Michal Stala CEO in Mistbases headquarter at Ideon Innovation.

Photo: Anders Borgström.

## **Hierarchical Design**

#### ■Hierarchical design

- Divided-and-conquer strategy
- Divide a system into smaller parts
- Constructs each module independently
- •Recursively: division process can be applied *repeatedly* and the modules can be further decomposed
- Connect each part structrually



Conquer one problem each time

## **Hierarchical Design □**Example: repetitive-addition multiplier sequential multiplier control data path path state next-state data functional routing register logic register units network adder decrementor


## **Hierarchical Design: Advantage**

#### □Complexity management

- •Focus on a *manageable portion* of the system, and analyze, design and verify each module in isolation
- Construct the system concurrently by a team of designers

#### □Design reuse

- •Use predesigned modules or third-party cores (e.g., IP cores)
- Use the same module in different design or your future design





## VHDL Supporting Hierarchical Design

#### □ Relevant VHDL constructs

- Component
- Generic
- Configuration
- Library
- Package
- Subprogram
- •The *component*, *generic* and *configuration* constructs help to *describe* a hierarchical design.
- •The *library*, *package*, and *subprogram* help the *management* of complicated code





## **Outline**

- Handling Large Designs: Hierarchical
- **□**Component
- **□**Generics
- **□**Configurations
- **□**Library and Package



## Component


- □Hierarchical design usually shown as a block diagram
  - Specify the module used
  - •The *interconnections* among these parts
- □VHDL component describes structural description in text
- ☐ How to use a component?
  - Component declaration
  - Component instantiation



## **Component Declaration**

- □Component declaration provides information about the external interface of a component
  - •The *input and output* ports
  - Relevant parameters
- □The information is similar to that provided in an entity declaration

```
component component name is
 generic (
    generic declaration;
    generic declaration;
 port
    port declaration;
    port declaration;
end component
```





## **Component Initialization**

#### □Instantiate an instance of a component

- Provide a generic value
- Map formal signals to actual signals


#### **□**Syntax

```
instance_label: component_name
  generic map(
    generic_association;
    generic_association;
)


port map(
    port_association;
    port_association;
);
```

□Port Map

```
port_name => signal_name
```





- **■**Mod-100 counter: 0,1,2, ... 98,99,0,1,2, ... 98,99,0
- ☐Step1: block diagram design
  - Design two mod-10 counter
  - One for one-digit, one for ten-digit



#### □Step2: component design


```
entity dec_counter is
   port (
      clk, reset: in std_logic;
      en: in std_logic;
      q: out std_logic_vector(3 downto 0);
      pulse: out std_logic
   );
end dec_counter;
architecture up_arch of dec_counter is
   signal r_reg: unsigned(3 downto 0);
   signal r_next: unsigned(3 downto 0);
   constant TEN: integer:= 10;
begin
           r reg
```






**□Step3: component declaration** 

```
library ieee;
use ieee.std_logic_1164.all;
entity hundred_counter is
   port (
      clk, reset: in std_logic;
      en: in std_logic;
      q_ten, q_one: out std_logic_vector(3 downto 0);
      p100: out std_logic
   ) :
end hundred_counter:
architecture vhdl_87_arch of hundred_counter is
   component dec_counter
      port (
         clk, reset: in std_logic;
         en: in std_logic;
         q: out std_logic_vector(3 downto 0);
         pulse: out std_logic
   end component;
   signal p_one, p_ten: std_logic;
```




#### **□Step4: Instantiate and connect**



p100

## **Massive MIMO**



## **Outline**

- Handling Large Designs: Hierarchical
- **□**Component
- **□**Generics
- **□**Configurations
- **□**Library and Package



- ■Mechanism to pass info into an entity/component
- □ Declared in *entity declaration* and then can be used as a constant in port declaration and architecture body
- □ Assigned a value when the component is *instantiated*
- □Like a parameter, but HAS TO BE a CONSTANT
- □Example: step1 declaration

```
entity entity_name is
   generic(
       generic_names: data_type;
       generic_names: data_type;
       . . .
);
   port(
       port_names: mode data_type;
       . . .
);
end entity_name;
```



- ■Mechanism to pass info into an entity/component
- □ Declared in *entity declaration* and then can be used as a constant in port declaration and architecture body
- □ Assigned a value when the component is *instantiated*
- □Like a parameter, but HAS TO BE a CONSTANT
- □Example: step1 declaration

```
entity dec_counter is
   port(
        clk, reset: in std_logic;
        en: in std_logic;
        q: out std_logic_vector(3 downto 0);
        pulse: out std_logic
   );
end dec_counter;
```

Declare before port

Can be used in port declaration



- Mechanism to *pass info* into an entity/component
- □ Declared in *entity declaration* and then can be used as a constant in port declaration and architecture body
- □ Assigned a value when the component is *instantiated*
- □Like a parameter, but HAS TO BE a CONSTANT
- □Example: step1 declaration

```
entity para binary counter is
generic(WIDTH: natural);
port(
          clk, reset: in std_logic;
          q: out std_logic_vector(WIDTH-1 downto 0)
);
end para_binary_counter;
```

Declare before port

Can be used in port declaration



#### □Example: *step 2 utilization*

```
architecture arch of para_binary_counter is
  signal r_reg, r_next: unsigned(WIDTH-1 downto 0);
begin
   process (clk, reset)
   begin
      if (reset='1') then
         r_reg <= (others=>'0');
      elsif (clk'event and clk='1') then
         r_reg <= r_next;
      end if;
   end process;
   r_next <= r_reg + 1;
   q <= std_logic_vector(r_reg);</pre>
end arch;
```

Can also be used to parameterize signals within an architecture



□Example: *step3 instantiation* 

```
architecture vhdl_87_arch of generic_demo is
   component para_binary_counter
      generic(WIDTH: natural); 🕟
      port (
         clk, reset: in std_logic;
         q: out std_logic_vector(WIDTH-1 downto 0)
      );
   end component;
                                         Note the
begin
                                         semicolon ";"
   four bit: para binary counter
      generic map (WIDTH=>4)
      port map (clk=>clk, reset=>reset, q=>q_4);
   twe_bit: para_binary_counter
      generic map (WIDTH=>12)
      port map (clk=>clk, reset=>reset, q=>q_12);
end vhdl_87_arch;
```


## **Outline**

- Handling Large Designs: Hierarchical
- **□**Component
- **□**Generics
- Configurations
- □ Function
- **□**Library and Package



## Configuration

- □Bind a component with an entity and an architecture
  - Bind a component with a design entity
  - Bind the design entity with a body architecture
  - Default binding: use same name
- **□**Not supported by all synthesis software
- □Suggestion: Use only in testbench
  - Testbench is reused by declaring a different configuration
  - •Examples:
    - □ Behavorial model
    - ☐ Gate-level model






## **Configuration Daclaration**

```
configuration conf_name of entity_name is
  for archiecture_name
    for instance_label: component_name
       use entity lib_name.bound_entity_name(bound_arch_name);
  end for;
  for instance_label: component_name
       use entity lib_name.bound_entity_name(bound_arch_name);
  end for;
  end for;
end;
```



## **Configuration-Example**



end THREE;

## Suggestion:

- □One entity per file, file name the same with entity name
- □Top-level file as a simple integration of smaller building blocks
- □ Do NOT put critical path between component



## **Outline**

- Handling Large Designs: Hierarchical
- **□**Component
- **□**Generics
- **□**Configurations
- □Library and Package



## **Libraries and Packages**

#### □Used to declare and store:

- Components
- Type declarations
- Functions
- Procedures

## □ Packages and libraries provide the ability to reuse constructs in multiple entities and architectures





#### Libraries

- □ Two predefined libraries are the *IEEE* and *WORK* libraries
- **□ WORK** is the default library
- □ IEEE standard library contains the IEEE standard design units.
  - std\_logic\_1164
  - numeric\_std
- □IEEE is non-default library, must be declared:

```
library ieee;
```

□ Design units within the library must also be made visible via the use clause.

```
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
```




## **Packages**

#### ■Declarations in an architecture

- Consist of the declarations of constants, data types, components, functions and so on
- •Must be *duplicated* in many different design units, for hierarchical design

#### □Packages

Organize and store declaration information





## **Packages Declaration: Example**

```
library ieee;
use ieee.std logic 1164.all;
package my package is
     type binary is (on, off);
     constant C ROUTING ID BITS: integer := 3;
     component counter dec is
      generic (constant WIDTH: integer);
      port (
      clk in, rst n: in std logic;
      en: in std logic;
      q: out std_logic vector (WIDTH-1 downto 0);
      puls: out std logic
    end component;
end my package;
```

## Package: How to use?

□A package is made visible using the use clause

use library\_name.package\_name.item

use all of the declarations in package my\_package

```
use work.my_package.binary;
use work.my_package.counter_dec;
... entity declaration ...
... architecture declaration ...

use the binary and counter_dec declarations

use work.my_package.all;
... entity declaration ...
... architecture declaration ...
```

W.C.A.R. WOODE RANGE OF THE REAL PROPERTY OF THE RE

## **Reading Advice**

FSMD: RTL Hardware Design Using VHDL, Chapter 11, P373-P420

Hierarchical VHDL: *RTL Hardware Design Using VHDL*, Chapter 13, P473-P498

