

EITF20: Computer Architecture

Part4.1.1: Cache - 2

Liang Liu liang.liu@eit.lth.se




Outline

- □ Reiteration
- □ Cache performance optimization
 - Bandwidth increase
 - Reduce hit time
 - Reduce miss penalty
 - Reduce miss rate
- Summary



Memory hierachy



AIM: Fast as cache; Large as disk; Cheap as possible

Why does caching work?

- □ A program access a relatively small portion of the address space at any instant of time
- Two different types of locality:
 - <u>Temporal locality</u> (Locality in Time): If an item is referenced, it will tend to be referenced again soon.
 - Spatial locality (Locality in space): If an item is referenced, items
 whose addresses are close, tend to be referenced soon



Cache measures

- □ hit rate = no of accesses that hit/no of accesses
 - close to 1, more convenient with
- ☐ miss rate = 1.0 hit rate
- □ hit time: cache access time plus time to determine hit/miss
- ☐ miss penalty: time to replace a block
 - measured in ns or number of clock cycles and depends on:
 - latency: time to get first word
 - bandwidth: time to transfer block
- out-of-order execution can hide some of the miss penalty
- Average memory access time = hit time + miss rate * miss penalty




Four memory hierarchy questions

- □ Q1: Where can a block be placed in the upper level?
- (Block placement)
- Q2: How is a block found if it is in the upper level?
- (Block identification)
- □ Q3: Which block should be replaced on a miss?
- (Block replacement)
- Q4: What happens on a write?
- (Write strategy)



Cache micro-ops sequencing (AMD Opteron)



Cache performance

memory stall cycles_{cache}

$$=$$
 IC $*$ (CPI_{execution} $+$ $\frac{mem\ accesses}{instruction}$ $*$ miss rate $*$ miss penalty) $*$ T_C

Cache performance

memory stall cycles_{cache}

$$= IC * \frac{misses}{instruction} * miss penalty$$

$$= IC * \frac{mem\ accesses}{instruction} * miss\ rate * miss\ penalty$$

CPU execution Time

$$= IC * CPI_{execution} * T_C + memory stall cycles_{cache} * T_C$$

$$= IC * (CPI_{execution} + \frac{mem\ accesses}{instruction} * miss\ rate * miss\ penalty) * T_C$$

Interlude – CPU performance equation

CPU execution Time =
$$IC * (CPI_{execution} + CPI_{cache}) * T_C = IC * (CPI_{ideal} + CPI_{pipeline} + CPI_{cache}) * T_C = IC * (CPI_{ideal} + CPI_{pipeline} + CPI_{cache}) * T_C = IC * (CPI_{ideal} + CPI_{pipeline} + CPI_{cache}) * T_C = IC * (CPI_{ideal} + CPI_{pipeline} + CPI_{cache}) * T_C = IC * (CPI_{ideal} + CPI_{pipeline} + CPI_{cache}) * T_C = IC * (CPI_{ideal} + CPI_{pipeline} + CPI_{cache}) * T_C = IC * (CPI_{ideal} + CPI_{pipeline} + CPI_{cache}) * T_C = IC * (CPI_{ideal} + CPI_{pipeline} + CPI_{cache}) * T_C = IC * (CPI_{ideal} + CPI_{pipeline} + CPI_{cache}) * T_C = IC * (CPI_{ideal} + CPI_{pipeline} + CPI_{cache}) * T_C = IC * (CPI_{ideal} + CPI_{pipeline} + CPI_{cache}) * T_C = IC * (CPI_{ideal} + CPI_{cache}) * T_C * (CPI_{ideal} + CPI_{cache}) * T_C * (CPI_{ideal} + CPI_{ideal} + CPI_{ideal} + CPI_{ideal} + CPI_{ideal} * (CPI_{ideal} + CPI_{ideal} + CPI_{ideal} * ($$

$$IC*(CPI_{ideal}+$$
Structural Stalls + Data Hazard Stalls + Controll Stalls+
$$\frac{mem~accesses}{instruction}*miss~rate*miss~penalty$$

$$)*T_C$$



Cache performance

$$IC * (CPI_{execution} + \frac{CPU \text{ execution Time}}{instruction} * miss rate * miss penalty) * T_C$$

■ Three ways to increase performance:

- Reduce miss rate
- Reduce miss penalty
- Reduce hit time (improves T_C)

Average memory access time = hit time + miss rate * miss penalty



Cache performance, example

$$IC * (CPI_{execution} + \frac{mem\ accesses}{instruction} * miss\ rate * miss\ penalty) * T_C$$

Example:

miss rate (%)	1
miss penalty (cycles)	50
mem accesses instruction	k
CPI increase	<i>k</i> * 0.01 * 50




Sources of Cache miss

- A cache miss can be classified as a:
 - Compulsory miss: The first reference is always a miss
 - <u>Capacity miss</u>: If the cache memory is to small it will fill up and subsequent references will miss
 - <u>Conflict miss</u>: Two memory blocks may be mapped to the same cache block with a direct or set-associative address mapping


3 C's



Miss rate components – 3 C's



Cache size: power



Size	Leakage	Dynamic
8M Byte	76mW	30mW



Miss rate components – 3 C's

- Small percentage of <u>compulsory</u> misses
- Capacity misses are reduced by larger caches
- ☐ Full associativity avoids all <u>conflict</u> misses
- Conflict misses are relatively more important for small set-associative caches

Miss may move from one to another!




Block size tradeoff

□ In general, larger block size

- Take advantage of spatial locality, BUT
- Larger block size means larger miss penalty =>Takes longer time to fill up the block
- If block size is too big relative to cache size, miss rate will go up =>Too
 few cache blocks

Average memory access time = hit time + miss rate * miss penalty



Cache optimizations

	Hit time	Band- width	Miss penalty	Miss rate	HW complexity
Simple	+			-	0
Addr. transl.	+				1
Way-predict	+				1
Trace	+				3
Pipelined	-	+			1
Banked		+			1
Nonblocking		+	+		3
Early start			+		2
Merging write			+		1
Multilevel			+		2
Read priority			+		1
Prefetch			+	+	2-3
Victim			+	+	2
Compiler				+	0
Larger block			-	+	0
Larger cache	-			+	1
Associativity	-			+	1



Outline

- Reiteration
- Cache performance optimization
- Bandwidth increase
- Reduce hit time
- Reduce miss penalty
- Reduce miss rate
- Summary



Cache optimizations


	Hit time	Band- width	Miss penalty	Miss rate	HW complexity
Simple	+			-	0
Addr. transl.	+				1
Way-predict	+				1
Trace	+				3
Pipelined	-	+			1
Banked		+			1
Nonblocking		+	+		3
Early start			+		2
Merging write			+		1
Multilevel			+		2
Read priority			+		1
Prefetch			+	+	2-3
Victim			+	+	2
Compiler				+	0
Larger block			-	+	0
Larger cache	-			+	1
Associativity	-			+	1



The MIPS R4000

8 Stage Pipeline:

- IF first half of fetching of instruction; PC selection happens here as well as initiation of instruction cache access
- IS second half of access to instruction cache
- RF instruction decode and register fetch, hazard checking and also instruction cache hit detection
- EX execution, which includes effective address calculation, ALU operation, and branch target computation and condition evaluation
- DF data fetch, first half of access to data cache
- DS second half of access to data cache
- TC tag check, determine whether the data cache access hit
- WB write back for loads and register-register operations






Non-blocking Cache



Stall CPU on miss



Non-blocking Cache



Significantly increases the complexity of the cache controller



Non-blocking Cache

■ Non-blocking cache or lockup-free

Allow data cache to continue to supply cache hits during a miss

"hit under miss"

 Reduces the effective miss penalty by working during miss vs. ignoring CPU requests

"hit under multiple miss" or "miss under miss"

- May further lower the effective miss penalty by overlapping multiple misses
- Pentium Pro allows 4 outstanding memory misses

□ Hardware (comparing to OOO exe)?

- Registers and queues for tracking multiple memory requests
- Memory that supports multiple request: like multi-band memory (or structure harzard)
- Control logic to keep track of dependencies and ensure precise exceptions

Multi-bank

Block		Block		Block		Block	
address	Bank 0	address	Bank 1	address	Bank 2	address	Bank 3
0		1 [2		3 [
4		5		6		7	
8		9		10		11	
12		13		14		15	

■ Multi-banked caches


- Divide into independent banks that can support simultaneous accesses (e.g. vector processor/SIMD)
- 4 in L1 and 8 in L2 for Intel core i7
- Works best when even spread of accesses across banks (can simultaneous access or interleaving)



Flexible access

■ Matrix storage

Accesss row-wise or column-wise in one clock cycle



1	2	3
6	4	5
8	9	7

1	2	3
4	5	6
7	8	9

Multi-bank memory

1	2	3
5	6	4
9	7	8



Outline

- Reiteration
- □ Cache performance optimization
- Bandwidth increase
- □ Reduce hit time
- Reduce miss penalty
- Reduce miss rate
- Summary



Cache optimizations


	Hit time	Band- width	Miss penalty	Miss rate	HW complexity
Cimplo		width	penaity	Tale	Complexity
Simple	+				0
Addr. transl.	+				1
Way-predict	+				1
Trace	+				3
Pipelined	-	+			1
Banked		+			1
Nonblocking		+	+		3
Early start			+		2
Merging write			+		1
Multilevel			+		2
Read priority			+		1
Prefetch			+	+	2-3
Victim			+	+	2
Compiler				+	0
Larger block			-	+	0
Larger cache	-			+	1
Associativity	-			+	



Reduce hit time 1: KISS (Keep It Simple, Stupid)

Hit time critical since it affects clock rate.

- Smaller and simpler is faster:
 - Fits on-chip (game changing by technology evolution)
 - Simple cache allows data fetch and tag check to proceed in parallel






Reduce hit time 1: KISS (Keep It Simple, Stupid)

Hit time critical since it affects clock rate.


- Smaller and simpler is faster:
 - Fits on-chip (game changing by technology evolution)
 - Simple cache allows data fetch and tag check to proceed in parallel






Reduce hit time 2: Address translation

Processor uses virtual addresses (VA) while caches and main memory use physical addresses (PA)




■ Use the virtual address to index the cache in parallel






Reduce hit time 3: trace caches

Dynamically find a sequence of executed instructions (including taken branches) to make up a cache block




- □ A trace is a sequence of instructions starting at any point in a dynamic instruction stream
- It is specified by a start address and the branch outcomes of control transfer instructions

Reduce hit time 3: trace caches




Reduce hit time 3: trace caches



- □ Trace cache is accessed in parallel with instruction cache
 - Hit ->Trace read into issue buffer
 - Miss -> from instruction cache
- Trace cache hit if
 - Fetch address match
 - Branch predictions match
- □ Trace cache is NOT on the critical path of instruction fetch

Reduce hit time 4: way prediction

- How to combine fast hit time of Direct Mapped and have the lower conflict misses of 2-way SA cache?
- Way prediction: keep extra bits in cache to predict the "way" or block within the set, of next cache access.
 - Multiplexor is set early to select desired block, only 1 tag comparison performed that clock cycle in parallel with reading the cache data
 - Miss -> check other blocks for matches in next clock cycle





Reduce hit time 4: way prediction

- How to combine fast hit time of Direct Mapped and have the lower conflict misses of 2-way SA cache?
- Way prediction: keep extra bits in cache to predict the "way" or block within the set, of next cache access.
 - Multiplexor is set early to select desired block, only 1 tag comparison performed that clock cycle in parallel with reading the cache data
 - Miss -> check other blocks for matches in next clock cycle



- □ Accuracy: 90% for 2-way and 80% for 4-way (ARM Cortex-A8)
- □ Drawback: CPU pipeline is hard if hit takes 1 or 2 cycles

Outline

- Reiteration
- Cache performance optimization
- Bandwidth increase
- Reduce hit time
- Reduce miss penalty
- Reduce miss rate
- Summary



Cache optimizations

	Hit	Band-	Miss	Miss	HW
	time	width	penalty	rate	complexity
Simple	+			-	0
Addr. transl.	+				1
Way-predict	+				1
Trace	+				3
Pipelined	-	+			1
Banked		+			1
Nonblocking		+	+		3
Early start			+		2
Merging write			+		1
Multilevel			+		2
Read priority			+		1
Prefetch			+	+	2-3
Victim			+	+	2
Compiler				+	0
Larger block			-	+	0
Larger cache	-			+	1
Associativity	-			+	(0) (8) (2) (




Reduce miss penalty 1: Multilevel caches

Use several levels of cache memory:

- The 1st level cache fast and small ⇒ match processing speed
- 2nd level cache can be made much larger and set-associative to reduce capacity and conflict misses
- ... and so on for 3rd and 4th level caches

On-chip or Off-chip?

Today 4 levels on-chip



Broadwell

CPUID code	000306D4
Product code	80658
L1 cache	64 KB per core
L2 cache	256 KB per core
L3 cache	2-6 MB (shared)
L4 cache	128 MB of eDRAM (Iris Pro models only)
Created	2014
Transistors	14 nm transistors
	/

Reduce miss penalty 1: Multilevel caches

■ Use several levels of cache memory:

- The 1st level cache fast and small ⇒ match processing speed
- 2nd level cache can be made much larger and set-associative to reduce capacity and conflict misses
- ... and so on for 3rd and 4th level caches

On-chip or Off-chip?

Today 4 levels on-chip


 $AMAT = Hit Time_{L1} + Miss Rate_{L1} \times Miss Penalty_{L1}$

Miss Penalty_{L1} = Hit Time_{L2} + Miss Rate_{L2} \times Miss Penalty_{L2}

AMAT = Hit Time_{L1} + Miss Rate_{L1} × (Hit Time_{L2} + Miss Rate_{L2}× Miss Penalty_{L2})



Multilevel caches: execution time



Reduce miss penalty 3: other tricks

Impatience

Don't wait for full block before restarting CPU

- □ Early restart fetch words in normal order but restart processor as soon as requested word has arrived
- ☐ Critical word first fetch the requested word first. Overlap CPU execution with filling the rest of the cache block

Increases performance mainly with large block sizes.






Reduce miss rate/penalty: hardware prefetching

Goal: overlap execution with speculative prefetching to cache

- □ Hardware prefetching If there is a miss for block X, fetch also block X+1, X+2,... X+d
 - Instruction prefetching
 - Alpha 21064 fetches 2 blocks on a miss (Intel i7 on L1 and L2)
 - Extra block placed in stream buffer or caches
 - On miss check stream buffer (highly possible is there)
 - Works with data blocks too (generally better with I-Cache but depending on application)






Reduce miss rate/penalty: hardware prefetching

Goal: overlap execution with speculative prefetching to cache

Potential issue

- Complicated cache control
- Relies on extra memory bandwidth that can be used without penalty
- Only useful if produce hit for next reference
- May polute cache (useful data is replaced) and negative impact on power



Outline

- Reiteration
- Cache performance optimization
- Bandwidth increase
- Reduce hit time
- Reduce miss penalty
- □ Reduce miss rate
- Summary



Cache optimizations

	Hit time	Band- width	Miss penalty	Miss rate	HW complexity
Simple	+			-	0
Addr. transl.	+				1
Way-predict	+				1
Trace	+				3
Pipelined	-	+			1
Banked		+			1
Nonblocking		+	+		3
Early start			+		2
Merging write			+		1
Multilevel			+		2
Read priority			+		1
Prefetch			+	+	2-3
Victim			+	+	2
Compiler				+	0
Larger block			-	+	0
Larger cache	-			+	1
Associativity	-			+	



Reduce miss rate


- □ The three C's:
 - Compulsory misses in an infinite cache
 - Capacity misses in a fully associative cache
 - Conflict misses in an N-way associative cache
- How do we reduce the number of misses?
 - Change cache size?
 - Change block size?
 - Change associativity?
 - Change compiler?
 - Other tricks!

Which of the three C's are affected?



Reduce misses 1: increase block size


- Increased block size utilizes the spatial locality
- □ Too big blocks increases miss rate
- □ Big blocks also increases miss penalty



Beware - impact on average memory access time

Reduce misses 2: change associativity

Rule of thumb: A direct mapped cache of size N has the same miss rate as a 2-way set associative cache of size N/2



Beware - impact on average memory access time



Reduce misses 3: Compiler optimizations

Basic idea: Reorganize code to improve locality

Merging Arrays

Improve spatial locality by single array of compound elements vs. 2 arrays

Loop Interchange

Change nesting of loops to access data in order stored in memory

Loop Fusion

 Combine two independent loops that have same looping and some variables overlap

Blocking

 Improve temporal locality by accessing "blocks" of data repeatedly vs. going down whole columns or rows



Reduce misses 3: Compiler optimizations

■ Loop Interchange

- Change nesting of loops to access data in order stored in memory
- If x[i][j] and x[i][j+1] are adjacent (row major)


```
/* Before */
for (k = 0; k < 100; k++)
  for (j = 0; j < 100; j++)
    for (i = 0; i < 5000; i++)
    x[i][j] = 2 * x[i][j];</pre>
```


```
/* After */
for (k = 0; k < 100; k++)
  for (i = 0; i < 5000; i++)
    for (j = 0; j < 100; j++)
    x[i][j] = 2 * x[i][j];</pre>
```


Depending on the storage of the matrix Sequential accesses instead of striding through memory every 100 words



Exploit locality: data reuse







Reuse: Activations Filter weights


Reuse: Activations

Reuse: Filter weights



Reduce misses 4: Victim cache

How to combine fast hit time of direct mapped yet still avoid conflict misses?



- Victim cache operation
 - On a miss in L1, we check the Victim Cache
 - If the block is there, then bring it into L1 and swap the ejected value into the victim cache
 - If not, fetch the block from the lower levels
- Norman Jouppi,1990
 - a 4-entry victim cache removed 25% of conflict misses for a 4 Kbyte direct mapped cache
- Used in AMD Athlon, HP and Alpha machines



Outline

- Reiteration
- □ Cache performance optimization
- Bandwidth increase
- Reduce hit time
- Reduce miss penalty
- Reduce miss rate
- Summary



Cache performance

Execution Time =

$$IC * (CPI_{execution} + \frac{\text{mem accesses}}{\text{instruction}} * \text{miss rate} * \text{miss penalty}) * T_{C}$$

Three ways to increase performance:

- Reduce miss rate
- Reduce miss penalty
- Reduce hit time
- ... and increase bandwidth

remember:

Execution time is the only true measure!



Cache optimization

	Hit time	Band- width	Miss penalty	Miss rate	HW complexity
Simple	+			-	0
Addr. transl.	+				1
Way-predict	+				1
Trace	+				3
Pipelined	-	+			1
Banked		+			1
Nonblocking		+	+		3
Early start			+		2
Merging write			+		1
Multilevel			+		2
Read priority			+		1
Prefetch			+	+	2-3
Victim			+	+	2
Compiler				+	0
Larger block			-	+	0
Larger cache	-			+	1
Associativity	-			+	(0) (0) (2)

