

# EITF20: Computer Architecture Part3.2.1: Pipeline - 3

Liang Liu liang.liu@eit.lth.se



Lund University / EITF20/ Liang Liu

## Outline

- Dynamic scheduling –Tomasulo
- Exception
- Speculation
- What we have done so far (pipeline)



# Outline

## Reiteration

## Dynamic scheduling - Tomasulo

## Speculation

- ILP limitations
- What we have done so far



## **Tomasulo algorithm**

Another dynamic instruction scheduling algorithm

For IBM 360/91, a few years after the CDC 6600 (Scoreboard)

**Goal:** High performance without compiler support

R. M. Tomasulo

#### An Efficient Algorithm for Exploiting Multiple Arithmetic Units

Abstract: This paper describes the methods employed in the floating-point area of the System/360 Model 91 to exploit the existence of multiple execution units. Basic to these techniques is a simple common data busing and register tagging scheme which permits simultaneous execution of independent instructions while preserving the essential precedences inherent in the instruction stream. The common data bus improves performance by efficiently utilizing the execution units without requiring specially optimized code. Instead, the hardware, by 'looking ahead' about eight instructions, automatically optimizes the program execution on a local basis.

The application of these techniques is not limited to floating-point arithmetic or System/360 architecture. It may be used in almost any computer having multiple execution units and one or more 'accumulators.' Both of the execution units, as well as the associated storage buffers, multiple accumulators and input/output buses, are extensively checked.



# **Registr renaming**



#### Potential WAR harzard on F6

If ADDD finishes before DIVD starts

#### Register renaming

- Another temperoray register (FT) instead of F6
- Or make a link and forward



## **Scoreboard pipeline**



- **Issue:** An instruction is issued if (**in order**):
  - The needed functional unit is free (there is no structural hazard)
  - No functional unit has a destination operand equal to the destination of the instruction (resolves WAW hazards)
- **Read:** Wait until no data hazards, then read operands
  - Performed in parallel for all functional units
  - Resolves RAW hazards dynamically
- **EX:** Normal execution (**out of order**)
  - Notify the scoreboard when ready
- Write: The instruction can update destination if:
  - All earlier instructions have read their operands (resolves WAR hazards)

 $\langle \heartsuit \rangle$ 

## **Scoreboard example**

Instruc	Instruction status					Exec.	Write				
Instructi	on	j	ĸ	Issue	ops	compl.	result	-			
LD	F6	34+	R2					1			
LD	F2	45+	R3								
MULTD	F0	F2	F4								
SUBD	F8	F6	F2								
DIVD	F10	FO	F6								
ADDD	F6	F8	F2								
								-			
Functional unit status					dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
	Time	Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Integer	No								
		Mult1	No								
		Mult2	No								
		Add	No								
		Divide	No								
		Divide									
Register	result	status									
			F0	F2	F4	F6	F8	F10		F30	
		FU									
Clock:	0										



# Tomasulo orgnizations (renaming with RS)

LD **F6**, 34(R2)



## **Reservation stations**

- Op:Operation to perform (e.g., + or –)
- □ Vj, Vk: Value (instead of reg specifier) of Source operands
- Qj, Qk: Reservation stations (instead of FU) producing source registers (value to be written)
  - Note: Qj,Qk=0 => ready
  - V and Q filed are mutual exclusive

Busy: Indicates reservation station or FU is busy

Function	<u>al u</u>	init stat	tus		src 1	src 2	RS for j	RS for k
Tin	ne	Name	Busy	Ор	Vj	Vk	Qj	Qk
		Add1	No					
		Add2	No					
		Add3	No					
		Mult1	No					
		Mult2	No					



# Three stages of Tomasulo algorithm

- Issue get instruction from instruction Queue
  - If matching reservation station free (no structural hazard)
  - Instruction is issued together with its operand's values or RS point (register rename, handle WAR, WAW)
- Execution operate on operands (EX)
  - When both operands are ready, then execute (handle RAW)
  - If not ready, watch Common Data Bus (CDB) for operands (snooping)
- Write result finish execution (WB)
  - Write on CDB to all awaiting RS, regs (forwarding)
  - Mark reservation station available
  - Data Bus
    - Normal Bus: data + destination
    - Common Data Bus: data + source (snooping)















Instruc	ction s	tatus			Exec.	Write					
Instruct	ion	i	k	Issue	compl.	result			Load I	ouffers	5
LD	F6	34+	R2	1	3	4		Time	10	Busy	Address
LD	F2	45+	Rз	2	4	5			Load1	No	
MULTD	FO	F2	F4	3					Load2	No	
SUBD	F8	F6	F2	4	7				Load3	No	
DIVD	F10	FO	F6	5							
ADDD	F6	F8	F2	6							
<u>Functi</u>	onal u	nit sta	tus		src 1	src 2	RS for j	RS for k	t.		
	Time	Name	Busy	Op	Vj	VK	Qj	QK	1		
	0	Add1	Yes	Sub	M(R2+34)	M(R3+45)					
		Add2	Yes	Add		F2	Add1				
		Add3	No								
	8	Mult1	Yes	Mult	M(R3+45)	F4					
		Mult2	Yes	Div		F6	Mult1				
Registe	r result	status	- E0	E2	E4	Es	Ee	E10	-	E20	
		<b>E</b> 11	FU Multit	72	F4	Adda	Addi	FTU Multo		F30	1
	-	FU	Multi			Add2	Add I	MUITZ			1
Clock:	7										218 215
											N. N. N.
Lund Unive	ersity / E	ITF20/ Lia	ing Liu								KE WE

Instruction	<u>on status</u>			Exec.	Write					
Instruction	n j	k	Issue	compl.	result			Load	buffers	3
LD F6	i 34+	R2	1	3	4	I	Time		Busy	Address
LD F2	45+	Rз	2	4	5			Load1	No	
MULTD FO	) F2	F4	3					Load2	No	
SUBD F8	5 F6	F2	4	7	8			Load3	No	
DIVD F1	0 F0	F6	5							
ADDD F6	6 F8	F2	6	10						
						-				
Function	al unit sta	tus		src 1	src 2	RS for j	RS for k	Ca	n we v	vrite the
Т	ime Name	Busy	Ор	Vj	Vk	Qj	Qk	res	ult of	
	Add1	No								
	0 Add2	Yes	Add	F6-F2	F2					
	Add3	No								
	5 Mult1	Yes	Mult	M(R3+45)	F4					
	Mult2	Yes	Div		F6	Mult1				
								-		
Register re	esult status	_								
		F0	F2	F4	F6	F8	F10		F30	
	FU	Mult1			Add2		Mult2			
Clock: 10										12/2 1

N7

# **Elimation of WAR hazard**



#### ADDD can safely finish before DIVD has read register F6 because:

• DIVD has renamed register F6 to the reservation station



Instruc	ction s	tatus			Exec.	Write					
Instruct	ion	j	k	Issue	compl.	result			Load	buffer	S
LD	F6	34+	R2	1	3	4	I	Time		Busy	Address
LD	F2	45+	Rз	2	4	5			Load1	No	
MULTD	FO	F2	F4	3					Load2	No	
SUBD	F8	F6	F2	4	7	8			Load3	No	
DIVD	F10	FO	F6	5							
ADDD	F6	F8	F2	6	10	11					
							-				
Functi	onal u	nit sta	tus		src 1	src 2	RS for j	RS for k	ζ.		
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	_		
		Add1	No						]		
		Add2	No								
		Add3	No								
	4	Mult1	Yes	Mult	M(R3+45)	F4					
		Mult2	Yes	Div		F6	Mult1				
									-		
Registe	r result	status	_								
			FO	F2	F4	F6	F8	F10		F30	_
		FU	Mult1			-		Mult2			]
Clock:	11										- []]], else

Instruc	ction s	status			Exec.	Write					
Instruct	ion	j	k	Issue	compl.	result			Load I	buffers	3
LD	F6	34+	R2	1	3	4	I	Time		Busy	Address
LD	F2	45+	Rз	2	4	5			Load1	No	
MULTD	FO	F2	F4	3	15	16			Load2	No	
SUBD	F8	F6	F2	4	7	8			Load3	No	
DIVD	F10	FO	F6	5							
ADDD	F6	F8	F2	6	10	11					
							-				
Functi	onal u	init sta	tus		src 1	src 2	RS for j	RS for k	1		
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	_		
		Add1	No						]		
		Add2	No								
		Add3	No								
		Mult1	No								
	40	Mult2	Yes	Div	FO	F6	-				
									•		
Registe	r result	tstatus	_								
			FO	F2	F4	F6	F8	F10		F30	
		FU	-					Mult2			
Clock:	16										, .,
											U LE
											X

(2)

Instruc	ction s	status			Exec.	Write					
Instruct	tion	j	k	lssue	compl.	result			Load	buffers	3
LD	F6	34+	R2	1	3	4	I	Time		Busy	Address
LD	F2	45+	Rз	2	4	5			Load1	No	
MULTD	FO	F2	F4	3	15	16			Load2	No	
SUBD	F8	F6	F2	4	7	8			Load3	No	
DIVD	F10	FO	F6	5	56	57					
ADDD	F6	F8	F2	6	10	11					
							-				
Functi	onal u	init sta	tus		src 1	src 2	RS for j	RS for k	C C		
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk			
		Add1	No						]		
		Add2	No								
		Add3	No								
		Mult1	No								
		Mult2	No								
									-		
Registe	r result	t status									
			F0	F2	F4	F6	F8	F10		F30	
		FU						-			
Clock:	57										
											U V
											X
Lund Uni	versity /	EITF20/	Liang Liu								

# **Comparing: Scoreboard example, CP62**

Instruc	ction s	tatus			Read	Exec.	Write				
Instruct	ion	j	k	Issue	ops	compl.	result				
LD	F6	34+	R2	1	2	3	4	1			
LD	F2	45+	R3	5	6	7	8				
MULTD	F0	F2	F4	6	9	19	20				
SUBD	F8	F6	F2	7	9	11	12				
DIVD	F10	FO	F6	8	21	61	62				
ADDD	F6	F8	F2	13	14	16	22				
								-			
Functi	onal u	nit stat	us		dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
	Time	Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Integer	No								
		Mult1	No								I
		Mult2	No								I
		Add	No								I
		Divide	No								I
Registe	r result	status	_								
			- F0	F2	F4	F6	F8	F10		F30	
		FU						-			
Clock:	62										
											101
											A A A

# **Tomasulo vs Scoreboard**

**Differences between Tomasulo Algorithm and Scoreboard** 

- Control and buffers distributed with Function Units versus centralized in scoreboard
- Registers in instructions replaced by pointers to reservation stations
  - Register renaming, helps avoid WAR and WAW hazards
  - More reservation stations than registers; so allow optzns compilers can't do
  - Operands stays in register in Scoreboard (stall for WAR and WAW)

#### Common Data Bus broadcasts results to all FUs (forwarding!)



# Outline

Reiteration

- Dynamic scheduling Tomasulo
- □ Superscalar, VLIW

## Exception

- Speculation
- What we have done so far



# **Solution for simple MIPS**



# Outline

Reiteration

- Dynamic scheduling Tomasulo
- □ Superscalar, VLIW

## Speculation

- ILP limitations
- What we have done so far



## Hardware-base speculation

Trying to exploit more ILP (e.g., multiple issue) while maintaining control dependencies becomes a burden

> DIVD F10, F0, F6 if (F10=0) MULT F2, F4, F5 else ADD F2, F4, F5

#### Overcome control dependencies

- By speculating on the outcome of branches and executing the program as if our guesses were correct
- Need to handle incorrect guesses

#### Methodologies (combine):

- Dynamic branch prediction: allows instruction scheduling across branches (choose which instr. to execute)
- <u>Speculation</u>: execute instructions before all control dependencies are resolved
- Dynamic scheduling: take advantage of ILP (scheduling speculated in str.)

# Implementing speculation

#### 🗖 Key idea

- Allow instructions to execute out of order
- Force instructions to commit in order
- Prevent any irrevocable action (such as updating state or taking an exception) until an instruction commits

### Strategies:

- Must separate bypassing of results among instructions from actual completion (write-back) of instructions
- Instruction commit updates register or memory when instruction no longer speculative

#### Need to add re-order buffer

 Hold the results of inst. that have finished exe but have not commiteed



## **Tomasulo extended to support speculation**





# **ROB (reorder buffer)**

entry	instruction type	destination	value	ready
1				
2				
n				

#### Contains 4 fields:

- Instruction type indicates whether branch, store, or register op
- **Destination field** memory or register
- Value field hold the inst. result until commit
- Ready flag indicates instruction has completed operation
- **Every instruction has a ROB entry until it commits** 
  - Therefore tag results using ROB entry number
  - The renaming function of the reservation stations is partially replaced by the ROB



# **Four-step speculation**

#### Issue:

- Get instruction from instruction queue and issue if reservation station and ROB slots available – sometimes called dispatch
- Send operands or ROB entry # (instead of RS #)

#### Execution – operate on operands (EX)

- If both operands ready: execute; if not, watch CDB for result;
- When both operands are in reservation station: execute

#### Write result – complete execution

- Write on CDB to all awaiting FUs (RSs) & ROB (tagged by ROB entry #)
- Mark reservation station available

#### Commit – update register with reorder result

- When instr. is at head of ROB & result is present & no longer speculative; update register with result (or store to memory) and remove instr. from ROB;
- handle mis-speculations and precise exceptions





# **ROB (reorder buffer)**

#### **When MUL.D is ready to commit**

L.D	F6,32(R2)
L.D	F2,44(R3)
MUL.D	F0,F2,F4
SUB.D	F8,F2,F6
DIV.D	F10,F0,F6
ADD.D	F6,F8,F2

	Reorder buffer											
Entry	Busy	Instructi	on	State	Destination	Value						
1	No	L.D	F6,32(R2)	Commit	F6	Mem[32 + Regs[R2]]						
2	No	L.D	F2,44(R3)	Commit	F2	Mem[44 + Regs[R3]]						
3	Yes	MUL.D	F0,F2,F4	Write result	FO	$#2 \times \text{Regs}[F4]$						
4	Yes	SUB.D	F8,F2,F6	Write result	F8	#2 - #1						
5	Yes	DIV.D	F10,F0,F6	Execute	F10							
6	Yes	ADD.D	F6,F8,F2	Write result	F6	#4 + #2						

#### **Reservation stations**

Name	Busy	Ор	Vj	Vk	Qj	Qk	Dest	Α				
Load1	No											
Load2	No											
Add1	No											
Add2	No											
Add3	No											
Mult1	No	MUL.D	Mem[44 + Regs[R3]]	Regs[F4]			#3					
Mult2	Yes	DIV.D		Mem[32 + Regs[R2]]	#3		#5					
								/				



## **Four-step speculation**

#### Commit – branch prediction wrong

- When branch instr. is at head of ROB & incorrect prediction (or exception): remove all instr. from reorder buffer (flush); restart execution at correct instruction
- Expensive ⇒ try to recover as early as possible (delay in ROB)
- Performance sensitive to branch prediction/speculation (waste computation power & time if wrong)



## Sandy bridge microarchitecture





# Sandy bridge microarchitecture



0

## **Basic 5-stage pipeline**





# **Pipeline with several FUs**





## **Scoreboard pipeline**





# **Tomasulo pipeline**





# **Tomasulo pipeline with speculation**





# **Summary pipeline - implementation**

Problem	Simple	Scoreboard	Tomasulo	Tomasulo + Speculation
	Static Sch	Dynamic Scheduling		
RAW				
WAR	-			-
WAW	+		-	
Exceptions		- -	- -	· · · · · ·
Issue		•		
Execution	T			_
Completion				
Structural	Γ	·	-	_
hazard				
Control	+			-
hazard				
	·	•	·	M.CAR

# **Summary pipeline - implementation**

Problem	Simple	Scoreboard	Tomasulo	Tomasulo + Speculation
	Static Sch	Dynamic Scheduling		
RAW	forwarding	wait (Read)	CDB	CDB
	stall		stall	stall
WAR	-	wait (Write)	Reg. rename	Reg. rename
WAW	-	wait (Issue)	Reg. rename	Reg. rename
Exceptions	precise	?	?	precise, ROB
Issue	in-order	in-order	in-order	in-order
Execution	in-order	out-of-order	out-of-order	out-of-order
Completion	in-order	out-of-order	out-of-order	in-order
Structural	-	many FU	many FU,	many FU,
hazard		stall	CDB, stall	CDB, stall
Control	Delayed	Branch	Branch	Br. pred,
hazard	br., stall	prediction	prediction	speculation

VM.C

# **CPU performance equation**

SIMPLIFICATION! ISA Forwarding Loop unroll Deep pipelines Static scheduling Technology Branch prediction DATA IDEAL STRUCTURAL CONTROL IC HAZARD ŧ ŧ T<sub>c</sub> CPI STALLS STALLS STALLS Compiler optimizations Speculation <u>yliw</u> **Delayed** branch More FUs Advanced Multiple issue Compiler Tomasulo Scoreboard

OR W.CARO

0

44 Lund University / EITF20/ Liang Liu