

## HARDWARE

### Interface Signals

**Table 2. Interface Signals**

SIGNAL NAME	INPUT/OUTPUT	EXTERNAL CONNECTION	FUNCTION
RS	Input	MPU	Register select signal "0": Instruction register (when writing) Busy flag and address counter (when reading) "1": Data register (when writing and reading)
R/W	Input	MPU	Read/write select signal: "0": Writing; "1": Reading
E	Input	MPU	Operation (data read/write) enable signal
DB4 - DB7	Input/Output	MPU	High-order lines of data bus with three-state, bidirectional function for use in data transactions with the MPU. DB7 may also be used to check the busy flag.
DB0 - DB3	Input/Output	MPU	Low-order lines of data bus with three-state, bidirectional function for use in data transactions with the MPU. These lines are not used when interfacing with a 4-bit microprocessor.
V <sub>DD</sub> , V <sub>SS</sub>		Power Supply	V <sub>DD</sub> : +5 V, V <sub>SS</sub> : GND
V <sub>0</sub>		Power Supply	Contrast adjustment voltage



### Functional Blocks

#### Registers

The LCD unit has two 8-bit registers - an instruction register (IR) and a data register (DR). The instruction register stores instruction codes such as "clear display" or "shift cursor", and also stores address information for the display data RAM and character generator RAM. The IR can be accessed by the microprocessor only for writing.

The data register is used for temporarily storing data during data transactions with the microprocessor. When writing data to the LCD unit, the data is initially stored in the data register, and is then automatically written into either the display data RAM or character generator RAM, as determined by the

current operation. The data register is also used as a temporary storage area when reading data from the display data RAM or character generator RAM. When address information is written into the instruction register, the corresponding data from the display data RAM or character generator RAM is moved to the data register. Data transfer is completed when the microprocessor reads the contents of the data register by the next instruction. After the transfer is completed, data from the next address position of the appropriate RAM is moved to the data register, in preparation for subsequent reading operations by the microprocessor. One of the two registers is selected by the register select (RS) signal.

**Table 3. Register Selection**

RS	R/W	OPERATION
0	0	Write to instruction register, and execute internal operation (clear display, etc.)
0	1	Read busy flag (DB7) and address counter (DB0 - DB6)
1	0	Write to data register, and execute internal operation (DR → DD RAM or DR → CG RAM)
1	1	Read data register and execute internal operation (DD RAM → DR or CG RAM → DR)

**Busy Flag (BF)**

When the busy flag is set at a logical "1", the LCD unit is executing an internal operation, and no instruction will be accepted. The state of the busy flag is output on data line DB7 in response to the register selection signals RS = 0, R/W = 1 as shown in Table 3. The next instruction may be entered after the busy flag is reset to logical "0".

**Address Counter (AC)**


The address counter generates the address for the display data RAM and character generator RAM. When the address set instruction is written into the instruction register, the address information is sent to the address counter. The same instruction also determines which of the two RAM's is to be selected.

After data has been written to or read from the display data RAM or character generator RAM, the address counter is automatically incremented or decremented by one. The contents of the address counter are output on data lines DB0 - DB6 in response to the register selection signals RS = 0, R/W = 1 as shown in Table 3.

**Display Data RAM (DD RAM)**

This 80 x 8 bit RAM stores up to 80 8-bit character codes as display data. The unused area of the RAM may be used by the microprocessor as a general purpose RAM area.

The display data RAM address, set in the address counter, is expressed in hexadecimal (HEX) numbers as follows:



The address of the display data RAM corresponds to the display position on the LCD panel as follows:

a. Address type a . . . . For dual-line display

	Display Position															
Digit	1	2	3	4	5	6	7	8	9	...	39	40				
Line 1	00 <sub>H</sub>	01 <sub>H</sub>	02 <sub>H</sub>	03 <sub>H</sub>	04 <sub>H</sub>	05 <sub>H</sub>	06 <sub>H</sub>	07 <sub>H</sub>	08 <sub>H</sub>	...	26 <sub>H</sub>	27 <sub>H</sub>				
Line 2	40 <sub>H</sub>	41 <sub>H</sub>	42 <sub>H</sub>	43 <sub>H</sub>	44 <sub>H</sub>	45 <sub>H</sub>	46 <sub>H</sub>	47 <sub>H</sub>	48 <sub>H</sub>	...	66 <sub>H</sub>	67 <sub>H</sub>				

DD RAM Address (HEX)

When a display shift takes place, the addresses shift is as follows:

Left Shift	01 <sub>H</sub>	02 <sub>H</sub>	03 <sub>H</sub>	04 <sub>H</sub>	05 <sub>H</sub>	06 <sub>H</sub>	07 <sub>H</sub>	08 <sub>H</sub>	09 <sub>H</sub>	...	27 <sub>H</sub>	00 <sub>H</sub>
	41 <sub>H</sub>	42 <sub>H</sub>	43 <sub>H</sub>	44 <sub>H</sub>	45 <sub>H</sub>	46 <sub>H</sub>	47 <sub>H</sub>	48 <sub>H</sub>	49 <sub>H</sub>	...	67 <sub>H</sub>	40 <sub>H</sub>
Right Shift	27 <sub>H</sub>	00 <sub>H</sub>	01 <sub>H</sub>	02 <sub>H</sub>	03 <sub>H</sub>	04 <sub>H</sub>	05 <sub>H</sub>	06 <sub>H</sub>	07 <sub>H</sub>	...	25 <sub>H</sub>	26 <sub>H</sub>
	67 <sub>H</sub>	40 <sub>H</sub>	41 <sub>H</sub>	42 <sub>H</sub>	43 <sub>H</sub>	44 <sub>H</sub>	45 <sub>H</sub>	46 <sub>H</sub>	47 <sub>H</sub>	...	65 <sub>H</sub>	66 <sub>H</sub>

The addresses for the second line are not continuous to the addresses for the first line. A 40-character RAM area is assigned to each of the two line as follows:

line 1: 00<sub>H</sub> - 27<sub>H</sub>

line 2: 40<sub>H</sub> - 67<sub>H</sub>

For an LCD unit with a display capacity of less than 40 characters per line, characters equal in number to the display capacity, as counted from display position 1, are displayed.

b. Address type b . . . . For single-line display with logically dual-line addressing

	Display Position															
Digit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Line 1	00 <sub>H</sub>	01 <sub>H</sub>	02 <sub>H</sub>	03 <sub>H</sub>	04 <sub>H</sub>	05 <sub>H</sub>	06 <sub>H</sub>	07 <sub>H</sub>	08 <sub>H</sub>	09 <sub>H</sub>	0A <sub>H</sub>	0B <sub>H</sub>	0C <sub>H</sub>	0D <sub>H</sub>	0E <sub>H</sub>	0F <sub>H</sub>

DD RAM Address (HEX)

When a display shift takes place, the addresses shift as follows:

Left Shift	01 <sub>H</sub>	02 <sub>H</sub>	03 <sub>H</sub>	04 <sub>H</sub>	05 <sub>H</sub>	06 <sub>H</sub>	07 <sub>H</sub>	08 <sub>H</sub>	09 <sub>H</sub>	0A <sub>H</sub>	0B <sub>H</sub>	0C <sub>H</sub>	0D <sub>H</sub>	0E <sub>H</sub>	0F <sub>H</sub>
	41 <sub>H</sub>	42 <sub>H</sub>	43 <sub>H</sub>	44 <sub>H</sub>	45 <sub>H</sub>	46 <sub>H</sub>	47 <sub>H</sub>	48 <sub>H</sub>	49 <sub>H</sub>	4A <sub>H</sub>	4B <sub>H</sub>	4C <sub>H</sub>	4D <sub>H</sub>	4E <sub>H</sub>	4F <sub>H</sub>
Right Shift	27 <sub>H</sub>	00 <sub>H</sub>	01 <sub>H</sub>	02 <sub>H</sub>	03 <sub>H</sub>	04 <sub>H</sub>	05 <sub>H</sub>	06 <sub>H</sub>	07 <sub>H</sub>	08 <sub>H</sub>	09 <sub>H</sub>	0A <sub>H</sub>	0B <sub>H</sub>	0C <sub>H</sub>	0D <sub>H</sub>
	67 <sub>H</sub>	40 <sub>H</sub>	41 <sub>H</sub>	42 <sub>H</sub>	43 <sub>H</sub>	44 <sub>H</sub>	45 <sub>H</sub>	46 <sub>H</sub>	47 <sub>H</sub>	48 <sub>H</sub>	49 <sub>H</sub>	4A <sub>H</sub>	4B <sub>H</sub>	4C <sub>H</sub>	4D <sub>H</sub>

The right-hand eight characters, for the purposes of addressing and shifting, may be considered to constitute a second display line. For the address type of each model, see Table 12.




Figure 1. Functional Block Diagram

Table 4. Character Codes

HIGH-ORDER 4 BIT LOW- ORDER 4 BIT	0000	0010	0011	0100	0101	0110	0111	1010	1011	1100	1101	1110	1111
	xxxx0000	CG RAM (1)		0	A	P	`	P	-	9	E	a	p
xxxx0001	(2)	!	1	A	Q	a	q	7	7	4	a	q	
xxxx0010	(3)	"	2	B	R	b	r	7	7	7	p	0	
xxxx0011	(4)	#	3	C	S	c	s	7	7	7	e	w	
xxxx0100	(5)	\$	4	D	T	d	t	7	7	7	w	a	
xxx0101	(6)	%	5	E	U	e	u	=	7	7	e	u	
xxx0110	(7)	&	6	F	V	f	v	7	7	7	p	z	
xxxx0111	(8)	'	7	G	W	g	w	7	7	7	g	π	
xxxx1000	(1)	(	8	H	X	h	x	7	7	7	r	π	
xxxx1001	(2)	)	9	I	Y	i	y	7	7	7	7	7	
xxxx1010	(3)	*	:	J	Z	j	z	7	7	7	j	7	
xxxx1011	(4)	+	;	K	[	k	(	*	7	7	*	7	
xxxx1100	(5)	,	<	L	*	l	l	7	7	7	7	7	
xxxx1101	(6)	-	=	M	]	m	)	7	7	7	7	7	
xxxx1110	(7)	.	>	N	^	n	÷	7	7	7	7	7	
xxxx1111	(8)	/	?	O	_	o	←	7	7	7	7	7	

NOTES:

1. The CG RAM generates character patterns in accordance with the user's program.
2. Shaded areas indicate 5 x 10 dot character patterns.

### 4-Bit Interface




Figure 4. 4-Bit Interface

Table 7. Instruction Set

INSTRUCTION	CODE										FUNCTION	EXECUTION TIME (max) (fcp or fosc = 250 kHz)
	RS	R/W	DB <sub>7</sub>	DB <sub>6</sub>	DB <sub>5</sub>	DB <sub>4</sub>	DB <sub>3</sub>	DB <sub>2</sub>	DB <sub>1</sub>	DB <sub>0</sub>		
Display Clear	0	0	0	0	0	0	0	0	0	1	Clear enter display area, restore display from shift, and load address counter with DD RAM address 00 <sub>H</sub> .	1.64 ms
Display/Cursor Home	0	0	0	0	0	0	0	0	1	*	Restore display from shift and load address counter with DD RAM address 00 <sub>H</sub> .	1.64 ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Specify cursor advance direction and display shift mode. This operation takes place after each data transfer.	40 μs
Display ON/OFF	0	0	0	0	0	0	1	D	C	B	Specify activation of display (D), cursor (C), and blinking of character at cursor position (B).	40 μs
Display/Cursor Shift	0	0	0	0	0	1	S/C	R/L	*	*	Shift display or move cursor.	40 μs
Function Set	0	0	0	0	1	DL	N	0	*	*	Set interface data length (DL) and number of display lines (N).	40 μs
CG RAM Address Set	0	0	0	1	ACG					Load the address counter with a CG RAM address. Subsequent data is CG RAM data.		40 μs
DD RAM Address Set	0	0	1	ADD					Load the address counter with a DD RAM address. Subsequent data is DD RAM data.		40 μs	
Busy Flag/Address Counter Read	0	1	BF	AC					Read busy flag (BF) and contents of address counter (AC).		0 μs	
CG RAM/DD RAM Data Write	1	0	Write data					Write data to CG RAM or DD RAM.		40 μs		
CG RAM/DD RAM Data Read	1	1	Read data					Read data from CG RAM or DD RAM.		40 μs		
	I/D = 1: Increment, I/D = 0: Decrement S = 1: Display Shift On S/C = 1: Shift Display, S/C = 0: Move Cursor R/L = 1: Shift Right, R/L = 0: Shift Left DL = 1: 8-Bit, DL = 0: 4-Bit N = 1: Dual Line, N = 0: Single Line BF = 1: Internal Operation, BF = 0: Ready for Instruction										DD RAM: Display Data RAM CG RAM: Character Generator RAM ACG: Character Generator RAM Address ADD: Display Data RAM Address AC: Address Counter	

NOTES:

1. Symbol "\*" signifies a "don't care" bit.
2. Correct input value for "N" is predetermined for each model (see Table 12).

**ELECTRICAL CHARACTERISTICS**

**Table 8.**

**Absolute Maximum Ratings**


See the device specifications for each LCD unit model.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT	
Output Voltage	H	$V_{OH}$	- $I_{OH} = 0.205$ mA	2.4	—	V
	L	$V_{OL}$	$I_{OL} = 1.2$ mA	—	0.4	V

**Electrical Characteristics**

See the device specifications for each LCD unit model. Some of the currently available specifications do not describe the test conditions for the high-level and low-level output voltages. These conditions are as follows:


**Timing Characteristics**



**Figure 5. Write Operation Timing Diagram**  
(For data sent from the external microprocessor to the LCD unit)

**Table 9. Write Operation Timing Characteristics**  
( $V_{DD} = 5.0 \pm 5\%$ ,  $V_{SS} = 0$  V,  $T_A = 0 \sim 50^\circ\text{C}$ )

PARAMETER	SYMBOL	VALUE		UNIT
		MIN.	MAX.	
Enable Cycle Time	t <sub>CYCE</sub>	1000	—	ns
Enable Pulse Width "High" Level	P <sub>WEH</sub>	450	—	ns
Enable Rise/Fall Time	t <sub>Er</sub> , t <sub>EF</sub>	—	25	ns
Setup Time RS, R/W-E	t <sub>AS</sub>	140	—	ns
Address Hold Time	t <sub>AH</sub>	10	—	ns
Data Setup Time	t <sub>DSW</sub>	195	—	ns
Data Hold Time	t <sub>H</sub>	10	—	ns



LCD27-25

**Figure 6. Read Operation Timing Diagram**  
(For data sent from the LCD unit to the external microprocessor)


**Table 10. Read Operation Timing Characteristics**  
( $V_{DD} = 5.0 \pm 5\%$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = 0 \sim 50^\circ\text{C}$ )

PARAMETER	SYMBOL	VALUE		UNIT
		MIN.	MAX.	
Enable Cycle Time	$t_{cycE}$	1000	—	ns
Enable Pulse Width "High" Level	$PW_{EH}$	450	—	ns
Enable Rise/Fall Time	$t_{Er}, t_{Ef}$	—	25	ns
Setup Time RS, R/W-E	$t_{AS}$	140	—	ns
Address Hold Time	$t_{AH}$	10	—	ns
Data Delay Time	$t_{DDR}$	—	320	ns
Data Hold Time	$t_{DHR}$	20	—	ns

**Table 11. Power Conditions for Internal Reset**

PARAMETER	SYMBOL	VALUE			UNIT
		MIN.	TYP.	MAX.	
Voltage Build-Up Time	$t_{rcc}$	0.1	—	10	ms
Power-Off Period	$t_{off}$	1	—	—	ms

If the above conditions are not satisfied, the internal reset circuit will not operate normally. In such a case, the LCD unit must be initialized by executing a series of instructions (see the Execution by Instructions section).



NOTE: \*  $t_{OFF}$  indicates Power-off Period.

LCD27-26

**Figure 7.**



2. 4-Bit Data Transfer with a Single-Line, 16-Character Display (Using Internal Reset). Table 14 shows a sample operating procedure for an LCD unit in this mode. After power has been turned on, the 8-bit data transfer mode is in effect, and the first write operation is assumed to be an 8-bit data transfer.

Since the data lines DB<sub>0</sub> - DB<sub>3</sub> are not connected, this data is not accepted and must be written again (i.e. the function set instruction must be written twice). Subsequent data transfers are completed in two 4-bit transfer operations (see Table 14).




Figure 9. 4-Bit Interface Timing (Example)




Figure 10. Connection to SM200