


SRM20V100LLMX7

1M-Bit Static RAM



- Low Supply Voltage
- Wide Temperature Range
- Low Supply Current
- Access Time 70ns (2.7V)
- 131,072 Words×8-Bit Asynchronous


DESCRIPTION

The SRM20V100LLMX7 is an 131,072 words×8-bit asynchronous, static, random access memory on a monolithic CMOS chip. Its very low standby power requirement makes it ideal for applications requiring non-volatile storage with back-up batteries. And -25 to 85°C operating temperature range makes it ideal for portable equipment. The asynchronous and static nature of the memory requires no external clock or refreshing circuit. Both the input and output ports are TTL compatible and 3-state output allows easy expansion of memory capacity.




FEATURES

- Wide temperature range -25 to 85°C
- Fast Access time SRM20V100LLMX7 70ns (Max.)
- Low supply current standby: 0.6μA (Typ.); LL Version
0.3μA (Typ.); SL Version
operation: 8mA/1MHz (Typ.)
- Completely static No clock required
- Supply voltage 2.7V to 3.6V
- TTL compatible inputs and outputs
- 3-state output with wired-OR capability
- Non-volatile storage with back-up batteries
- Package SRM20V100LLMX7 SOP6-32pin (plastic)
SRM20V100LLTX7 TSOP (I)-32pin (plastic)
SRM20V100LLRX7 TSOP (I)-32pin-R1 (plastic)
SRM20V100LLKX7 Slim-TSOP (I)-32pin (plastic)
SRM20V100LLYX7 Slim-TSOP (I)-32pin-R1 (plastic)

BLOCK DIAGRAM



PIN CONFIGURATION



PIN DESCRIPTION

A0 to A16	Address Input
WE	Write Enable
OE	Output Enable
CS1, CS2	Chip Select
I/O1 to I/O8	Data I/O
V _{DD}	Power Supply (2.7V to 3.6V)
V _{SS}	Power Supply (0V)
N. C.	No connection

■ ABSOLUTE MAXIMUM RATINGS

(V_{SS} = 0V)

Parameter	Symbol	Ratings	Unit
Supply voltage	V _{DD}	-0.5 to 4.6	V
Input voltage	V _I	-0.5 to V _{DD} +0.3	V
Input/Output voltage	V _{I/O}	-0.5 to V _{DD} +0.3	V
Power dissipation	P _D	0.5	W
Operating temperature	T _{opr}	-25 to 85	°C
Storage temperature	T _{stg}	-65 to 150	°C
Soldering temperature and time	T _{sol}	260°C, 10s (at lead)	—

*V_I, V_{I/O} (Min.) = -3.0V (Pulse width is 50ns)

■ DC RECOMMENDED OPERATING CONDITIONS

(V_{SS} = 0V, Ta = -25 to 85°C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage	V _{DD}	—	2.7	3.0	3.6	V
	V _{SS}	—	0	0	0	V
Input voltage	V _{IH}	—	2.2	—	V _{DD} +0.3	V
	V _{IL}	—	-0.3*	—	0.4	V

*If pulse width is less than 50ns, it is -3.0V

■ ELECTRICAL CHARACTERISTICS

● DC Electrical Characteristics

(V_{DD} = 2.7 to 3.6V, V_{SS} = 0V, Ta = -25 to 85°C)

Parameter	Symbol	Conditions	Min.	Typ.*	Max.	Unit	
Input leakage	I _{LI}	V _I =0 to V _{DD}	-1	—	1	μA	
Output leakage	I _{LO}	$\overline{CS1} = V_{IH}$ or $\overline{CS2} = V_{IL}$ or $\overline{WE} = V_{IL}$ or $OE = V_{IH}$, V _{I/O} = 0 to V _{DD}	-1	—	1	μA	
Standby supply current	I _{DDS}	$\overline{CS1} = V_{IH}$ or $CS2 = V_{IL}$	—	—	1.0	mA	
	I _{DDS1}	$\overline{CS1} = CS2 \geq V_{DD} - 0.2V$ or $CS2 \leq 0.2V$	LL	—	0.6	60	μA
			SL	—	0.3	30	
Average operating current	I _{DDA}	V _I = V _{IL} , V _{IH} I _{I/O} = 0mA, t _{cyc} = Min.	—	20	35	mA	
	I _{DDA1}	V _I = V _{IL} , V _{IH} I _{I/O} = 0mA, t _{cyc} = 1μs	—	8	15	mA	
Operating supply current	I _{DDO}	V _I = V _{IL} , V _{IH} I _{I/O} = 0mA	—	8	15	mA	
High level output voltage	V _{OH}	V _{DD} ≥ 3V, I _{OH} = -2.0mA	2.4	—	—	V	
		I _{OH} = -100μA	V _{DD} - 0.2	—	—		
Low level output voltage	V _{OL}	V _{DD} ≥ 3V, I _{OL} = -2.0mA	—	—	0.4	V	
		I _{OL} = 100μA	—	—	0.2		

*Typical values are measured at Ta=25°C and V_{DD}=3.0V

● Terminal Capacitance

(f = 1MHz, Ta = 25°C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Address Capacitance	C _{ADD}	V _{ADD} =0V	—	—	8	pF
Input Capacitance	C _I	V _I =0V	—	—	8	pF
I/O Capacitance	C _{I/O}	V _{I/O} =0V	—	—	10	pF

SRM20V100LLMX7

● AC Electrical Characteristics

○ Read Cycle

(V_{DD} = 2.7V to 3.6V, V_{SS} = 0V, Ta = -25 to 85°C)

Parameter	Symbol	Conditions	Min.	Max.	Unit
Read cycle time	t _{RC}	*1	70	—	ns
Address access time	t _{ACC}		—	70	ns
Chip select1 access time	t _{ACS1}		—	70	ns
Chip select2 access time	t _{ACS2}		—	70	ns
Output enable access time	t _{OE}		—	40	ns
Chip select1 output set time	t _{CLZ1}	*2	5	—	ns
Chip select1 output floating	t _{CHZ1}		—	30	ns
Chip select2 output set time	t _{CLZ2}		5	—	ns
Chip select2 output floating	t _{CHZ2}		—	30	ns
Output enable output set time	t _{OLZ}		0	—	ns
Output enable output floating	t _{OHZ}	—	30	ns	
Output hold time	t _{OH}	*1	10	—	ns


○ Write Cycle

(V_{DD} = 2.7V to 3.6V, V_{SS} = 0V, Ta = -25 to 85°C)

Parameter	Symbol	Conditions	Min.	Max.	Unit
Write cycle time	t _{WC}	*1	70	—	ns
Chip select time1	t _{CW1}		60	—	ns
Chip select time2	t _{CW2}		60	—	ns
Address enable time	t _{AW}		60	—	ns
Address setup time	t _{AS}		0	—	ns
Write pulse width	t _{WP}		55	—	ns
Address hold time	t _{WR}		0	—	ns
Input data setup time	t _{DW}		30	—	ns
Input data hold time	t _{DH}		0	—	ns
WE Output floating	t _{WHZ}	*2	—	30	ns
WE Output setup time	t _{OW}		5	—	ns


*1 Test Conditions

1. Input pulse level: 0.4V to 2.4V
2. t_r = t_f = 5ns
3. Input and output timing reference levels : 1.5V
4. Output load C_L = 100pF







*2 Test Conditions

1. Input pulse level : 0.4V to 2.4V
2. t_r = t_f = 5ns
3. Input timing reference levels: 1.5V
4. Output timing reference levels: ±200mV (the level displaced from stable output voltage level)
5. Output load C_L = 5pF



● Timing chart



- Note :
1. During read cycle time, \overline{WE} is to be "H" level.
 2. During write cycle time that is controlled by $\overline{CS1}$ or CS2, Output Buffer is in high impedance state, whether \overline{OE} level is "H" or "L".
 3. During write cycle time that is controlled by \overline{WE} , Output Buffer is high impedance state if \overline{OE} is "H" level.
 4. When I/O terminals are output mode, be careful that do not give the opposite signals to the I/O terminals.


● DATA RETENTION CHARACTERISTIC WITH LOW VOLTAGE POWER SUPPLY

($V_{SS} = 0V$, $T_a = -25$ to $85^\circ C$)


Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
Data retention Supply voltage	V_{DDR}		2.0	—	3.6	V	
Data retention current	I_{DDR}	$V_{DD} = 2.7V$ $CS1 = CS2 \geq V_{DD} - 0.2V$ or $CS2 \leq 0.2V$	LL	—	0.5*	50	μA
			SL	—	0.25*	25	
Chip select data hold time	t_{CDR}		0	—	—	ns	
Operation recovery time	t_R		5	—	—	ms	

* $T_a = 25^\circ C$

Data retention timing (CS1 Control)



Data retention timing (CS2 Control)



* when retaining data in standby mode, supply voltage can be lowered with in a certain range. But read or write cycle cannot be performed while the supply voltage is low.

FUNCTIONS

● Truth Table

$\overline{CS1}$	CS2	\overline{OE}	\overline{WE}	DATA I/O	Mode	I_{DD}
H	X	X	X	Hi-Z	Unselected	I_{DDS}, I_{DDS1}
X	L	X	X	Hi-Z	Unselected	I_{DDS}, I_{DDS1}
L	H	X	L	Input data	Write	I_{DDO}
L	H	L	H	Output data	Read	I_{DDO}
L	H	H	H	Hi-Z	Output disable	I_{DDO}

X : "H" or "L"

● Reading data

Data is able to be read when the address is set while holding $\overline{CS1} = "L"$, $CS2 = "H"$, $\overline{OE} = "L"$ and $\overline{WE} = "H"$. Since DATA I/O terminals are in high impedance state when $\overline{OE} = "H"$, the data bus line can be used for any other objective, then access time apparently is able to be cut down.

● Writing data

There are the following four ways of writing data into the memory.






- (1) Hold $CS2 = "H"$, $\overline{WE} = "L"$, set addresses and give "L" pulse to $\overline{CS1}$.
- (2) Hold $\overline{CS1} = "L"$, $\overline{WE} = "L"$, set addresses and give "H" pulse to CS2.
- (3) Hold $\overline{CS1} = "L"$, $CS2 = "H"$, set addresses and give "L" pulse to \overline{WE} .
- (4) After setting addresses, give "L" pulse to $\overline{CS1}$, \overline{WE} and give "H" pulse to CS2.

Anyway, data on the Data I/O terminals are latched up into the SRM20V100LLMX7 at the end of the period that $\overline{CS1}$, \overline{WE} are "L" level, and CS2 is "H" level. As Data I/O terminals are in high impedance state when any of $\overline{CS1}$, $\overline{OE} = "H"$, or $CS2 = "L"$, the contention on the data bus can be avoided.

● Standby mode


When $\overline{CS1}$ is "H" or CS2 is "L" level, the SRM20V100LLMX7 is in the standby mode which has retaining data operation. In this case Data I/O terminals are Hi-Z, and all inputs of addresses, \overline{WE} and data can be any "H" or "L". When $\overline{CS1}$ and $\overline{CS2}$ level are in the range over $V_{DD}-0.2V$, CS2 level is in the range under 0.2V, in the SRM20V100LLMX7 there is almost no current flow except through the high resistance parts of the memory.


PACKAGE DIMENSIONS



SRM20V100LLMX7

CHARACTERISTICS CURVES





NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 1996 All right reserved.

SEIKO EPSON CORPORATION
ELECTRONIC DEVICE MARKETING DEPARTMENT

IC Marketing & Engineering Group
 421-8 Hino, Hino-shi, Tokyo 191, JAPAN
 Phone: 0425-87-5816 FAX: 0425-87-5624

International Marketing Department I (Europe & U. S. A.)
 421-8 Hino, Hino-shi, Tokyo 191, JAPAN
 Phone: 0425-87-5812 FAX: 0425-87-5564

International Marketing Department II (Asia)
 421-8 Hino, Hino-shi, Tokyo 191, JAPAN
 Phone: 0425-87-5814 FAX: 0425-87-5110