

HIGH-SPEED 4K x 8 DUAL-PORT STATIC SRAM

IDT7134SA/LA

FEATURES:

High-speed access

- Military: 25/35/45/55/70ns (max.)

— Industrial: 55ns (max.)

Commercial: 20/25/35/45/55/70ns (max.)

Low-power operation

— IDT7134SA

Active: 700mW (typ.) Standby: 5mW (typ.)

— IDT7134LA

Active: 700mW (typ.) Standby: 1mW (typ.)

Fully asynchronous operation from either port

• Battery backup operation—2V data retention

• TTL-compatible; single 5V (±10%) power supply

Available in several popular hermetic and plastic packages

• Military product compliant to MIL-STD-883, Class B

 Industrial temperature range (–40°C to +85°C) is available for selected speeds

DESCRIPTION:

The IDT7134 is an extremely high-speed 4K x 8 Dual-Port Static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself


to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when both sides simultaneously access the same Dual-Port RAM location.

The IDT7134 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports. An automatic power down feature, controlled by $\overline{\text{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these Dual-Port typically on only 700mW of power. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming 200 μ W from a 2V battery.

The IDT7134 is packaged on either a sidebraze or plastic 48-pin DIP, 48-pin LCC, 52-pin PLCC and 48-pin Flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


FUNCTIONAL BLOCK DIAGRAM




2720 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATIONS(1,2)





NOTES:

- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. This text does not indicate orientation of actual part-marking.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial & Industrial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	\
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
PT ⁽³⁾	Power Dissipation	1.5	1.5	W
Іоит	DC Output Current	50	50	mA

NOTES: 2720 tbl 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
 may cause permanent damage to the device. This is a stress rating only
 and functional operation of the device at these or any other conditions
 above those indicated in the operational sections of this specification is not
 implied. Exposure to absolute maximum rating conditions for extended
 periods may affect reliability.
- VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10 ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc +10%.
- 3. VTERM = 5.5V.

NOTES:

CAPACITANCE⁽¹⁾ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	11	pF
Соит	Output Capacitance	Vout = 3dV	11	pF

2720 tbl 02

- This parameter is determined by device characterization but is not production tested.
- 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V and from 3V to 0V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE^(1,2)

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V <u>+</u> 10%
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

NOTES:

2720 tbl 03

- 1. This is the parameter TA.
- Industrial temperature: for specific speeds, packages and powers contact your sales office.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	V
ViH	Input High Voltage	2.2		6.0 ⁽²⁾	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V

2720 tbl 04

- NOTES:
- 1. VIL (min.) ≥ -1.5 V for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 10%.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (VCC = $5V \pm 10\%$)

			7134SA		713		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
ILI	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, Vin = 0V to Vcc	_	10	_	5	μΑ
ILO	Output Leakage Current	CE - VIH, VOUT = 0V to VCC		10	_	5	μΑ
Vol	Output Low Voltage	IoL = 6mA		0.4		0.4	V
		IOL = 8mA	_	0.5	_	0.5	٧
Voн	Output High Voltage	Iон = -4mA	2.4	_	2.4	_	V

1. At Vcc ≤ 2.0V input leakages are undefined.

2720 tbl 05

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1,2,4) (VCC = $5.0V \pm 10\%$)

					_	IX20 I Only	Con	4X25 n'l & tary		IX35 n'I & tary	
Symbol	Parameter	Test Condition	Versi	on	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CE = VIL Outputs Open f = fMAX ⁽³⁾	COM'L	SA LA	170 170	280 240	160 160	280 220	150 150	260 210	mA
	(Both Foits Active)	I = IMAX ·	MIL & IND	SA LA		_	160 160	310 260	150 150	300 250	
ISB1	Standby Current (Both Ports - TTL	$\overline{\text{CE}}$ L and $\overline{\text{CE}}$ R = VIH f = fMAX ⁽³⁾	COM'L	SA LA	25 25	100 80	25 25	80 50	25 25	75 45	mA
	Level Inputs)		MIL & IND	SA LA			25 25	100 80	25 25	75 55	
ISB2	Standby Current (One Port - TTL	CE"A" = VIL and CE"B" = VIH Active Port Outputs Open,	COM'L	SA LA	105 105	180 150	95 95	180 140	85 85	170 130	mA
	Level Inputs)	f=fMAX ⁽³⁾	MIL & IND	SA LA			95 95	210 170	85 85	200 160	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports CEL and CER ≥ Vcc - 0.2V	COM'L	SA LA	1.0 0.2	15 4.5	1.0 0.2	15 4.0	1.0 0.2	15 4.0	mA
CMOS Level Inputs)	$VIN \ge VCC - 0.2V \text{ or}$ $VIN \le 0.2V, f = 0^{(3)}$	MIL & IND	SA LA			1.0 0.2	30 10	1.0 0.2	30 10		
ISB4	Full Standby Current (One Port -	One Port CE"A" or CE"B" ≥ Vcc - 0.2V	COM'L	SA LA	105 105	170 130	95 95	170 120	85 85	160 110	mA
	CMOS Level Inputs)	$VIN \ge VCC - 0.2V$ or $VIN \le 0.2V$ Active Port Outputs Open, $f = fMAX^{(3)}$	MIL & IND	SA LA			95 95	210 150	85 85	190 130	

2720 tbl 06a

					Con	IX45 n'I & tary	Com	4X55 'I, Ind litary	Con	IX70 n'I & tary	
Symbol	Parameter	Test Condition	Versi	on	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CE = VIL Outputs Open f = fMax ⁽³⁾	COM'L	SA LA SA	140 140 140	240 200 280	140 140	240 200	140 140	240 200 270	mA
	,		IND	LA	140	280 240	140 140	270 220	140 140	220	
ISB1	Standby Current (Both Ports - TTL	$\overline{\text{CEL}}$ and $\overline{\text{CER}}$ = VIH f = fMAX ⁽³⁾	COM'L	SA LA	25 25	70 40	25 25	70 40	25 25	70 40	mA
	Level Inputs)		MIL & IND	SA LA	25 25	70 50	25 25	70 50	25 25	70 50	
ISB2	Standby Current (One Port - TTL	CE"A" = VIL and CE"B" = VIH Active Port Outputs Open,	COM'L	SA LA	75 75	160 130	75 75	160 130	75 75	160 130	mA
	Level Inputs) f=fMAX ⁽³⁾	T=TMAX ^(v)	MIL & IND	SA LA	75 75	190 150	75 75	180 150	75 75	180 150	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports CEL and CER ≥ Vcc - 0.2V Vin > Vcc - 0.2V or	COM'L	SA LA	1.0 0.2	15 4.0	1.0 0.2	15 4.0	1.0 0.2	15 4.0	mA
	CiviOS Level inputs)	$Vin \le 0.2V$, $f = 0^{(3)}$	MIL & IND	SA LA	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	
ISB4	Full Standby Current (One Port -	One Port \overline{CE} "A" or \overline{CE} "B" $\geq Vcc - 0.2V$	COM'L	SA LA	75 75	150 100	75 75	150 100	75 75	150 100	mA
	CMOS Level Inputs)	$VIN \ge VCC - 0.2V$ or $VIN \le 0.2V$ Active Port Outputs Open, $f = fMAX^{(3)}$	MIL & IND	SA LA	75 75	180 120	75 75	170 120	75 75	170 120	

NOTES:

- 1. "X" in part number indicates power rating (SA or LA).
- 2. Vcc = 5V, TA = +25°C for typical, and parameters are not production tested.
- 3. fMAX = 1/tRC = All inputs cycling at f = 1/tRC (except Output Enable). f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby ISB3.
- 4. Industrial temperature: for other speeds, packages and powers contact your sales office.

2720 tbl 06b

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(LA Version Only) VLC = 0.2V, VHC = VCC - 0.2V


Symbol	Parameter	Test Condit	ion	Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2V	2.0	_	—	V	
ICCDR	Data Retention Current	CE ≥ VHC	MIL. & IND.	_	100	4000	μΑ
		VIN ≥ VHC or ≤ VLC	COM'L.		100	1500	
tcdr ⁽³⁾	Chip Deselect to Data Retention Time			0			ns
tR ⁽³⁾	Operation Recovery Time			trc(2)			ns

NOTES:

2720 tbl 07

- 1. Vcc = 2V, TA = +25°C, and are not production tested.
- 2. trc = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization, but not production tested.

DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2

2720 tbl 08




Figure 1. AC Output Test Load




Figure 2. Output Test Load (for tLz, tHz, twz, tow) *Including scope and jig

AC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE**(3,4)

		_	IX20 I Only	7134X25 Com'l & Military		7134X35 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCL	E							
trc	Read Cycle Time	20		25		35		ns
taa	Address Access Time		20		25		35	ns
tace	Chip Enable Access Time		20		25		35	ns
taoe	Output Enable Access Time		15		15		20	ns
toн	Output Hold from Address Change	0		0		0		ns
tLZ	Output Low-Z Time ^(1,2)	0		0		0		ns
tHZ	Output High-Z Time ^(1,2)		15		15		20	ns
tpu	Chip Enable to Power Up Time ⁽²⁾	0		0		0		ns
tPD	Chip Disable to Power Down Time ⁽²⁾		20		25		35	ns

2720 tbl 09a


		Cor	7134X45 Com'l & Military		Com'l &		4X55 'I, Ind litary	7134X70 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit		
READ CYC	LE		•	•	•	•				
trc	Read Cycle Time	45		55		70		ns		
taa	Address Access Time		45		55		70	ns		
tace	Chip Enable Access Time		45		55		70	ns		
taoe	Output Enable Access Time		25		30		40	ns		
tон	Output Hold from Address Change	0		0		0		ns		
tLZ	Output Low-Z Time ^(1,2)	5		5		5		ns		
tHZ	Output High-Z Time ^(1,2)		20		25		30	ns		
tpu	Chip Enable to Power Up Time ⁽²⁾	0		0		0		ns		
tPD	Chip Disable to Power Down Time ⁽²⁾		45		50		50	ns		

NOTES:

- 2720 tbl 09b
- 1. Transition is measured ±500mV from Low or High-impedance voltage with the Output Test Load (Figures 1 and 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.3. "X" in part number indicates power rating (SA or LA).
- 4. Industrial temperature: for other speeds, packages and powers contact your sales office.

6.04 6


TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1,2,4)



NOTES:

- 1. Timing depends on which signal is asserted last, \overline{OE} or \overline{CE} .
- 2. Timing depends on which signal is de-asserted first, $\overline{\text{OE}}$ or $\overline{\text{CE}}$.
- R/W = VIH.

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1,3)



NOTES:

- 1. Timing depends on which signal is asserted last, $\overline{\text{OE}}$ or $\overline{\text{CE}}$.
- 2. Timing depends on which signal is de-asserted first, $\overline{\sf OE}$ or $\overline{\sf CE}$.
- 3. R/W = VIH.
- 4. Start of valid data depends on which timing becomes effective, tAOE, tACE or tAA
- 5. taa for RAM Address Access and tsaa for Semaphore Address Access.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE^(5,7)

			7134X20 Com'l Only		7134X25 Com'l & Military		7134X35 Com'l & Military	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYC	CLE	•						•
twc	Write Cycle Time	20		25		35		ns
tew	Chip Enable to End-of-Write	15		20		30		ns
taw	Address Valid to End-of-Write	15		20		30		ns
tas	Address Set-up Time	0		0		0		ns
twp	Write Pulse Width	15		20		25		ns
twr	Write Recovery Time	0		0		0		ns
tow	Data Valid to End-of-Write	15		15		20		ns
tHZ	Output High-Z Time ^(1,2)		15		15		20	ns
tDH	Data Hold Time ⁽³⁾	0		0		3		ns
twz	Write Enable to Output in High-Z ^(1,2)		15		15		20	ns
tow	Output Active from End-of-Write ^(1,2,3)	3		3		3		ns
twdd	Write Pulse to Data Delay ⁽⁴⁾		40		50		60	ns
todd	Write Data Valid to Read Data Delay ^(4,6)		30		30		35	ns

2720 tbl 10a


		Cor	4X45 n'I & tary	7134X55 Com'l, Ind & Military		7134X70 Com'l & Military			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
WRITE CYC	WRITE CYCLE								
twc	Write Cycle Time	45		55		70		ns	
tew	Chip Enable to End-of-Write	40		50		60		ns	
taw	Address Valid to End-of-Write	40		50		60		ns	
tas	Address Set-up Time	0		0		0		ns	
twp	Write Pulse Width	40		50		60		ns	
twr	Write Recovery Time	0		0		0		ns	
tow	Data Valid to End-of-Write	20		25		30		ns	
tHZ	Output High-Z Time ^(1,2)		20		25		30	ns	
tDH	Data Hold Time ⁽³⁾	3		3		3		ns	
twz	Write Enable to Output in High-Z ^(1,2)		20		25		30	ns	
tow	Output Active from End-of-Write ^(1,2,3)			3		3		ns	
twdd	Write Pulse to Data Delay ⁽⁴⁾		70		80		90	ns	
tDDD	Write Data Valid to Read Data Delay ^(4,6)		45		55		70	ns	

NOTES:

2720 tbl 10b

- 1. Transition is measured ±500mV from Low or High-impedance voltage with Output Test Load (Figures 1 and 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
- 4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read".
- 5. "X" in part number indicates power rating (SA or LA).
- 6. tddd = 35ns for military temperature range.
- 7. Industrial temperature: for other speeds, packages and powers contact your sales office.


TIMING WAVEFORM OF WRITE WITH PORT - TO - PORT READ(2,3)



NOTES:

- 1. Write cycle parameters should be adhered to, in order to ensure proper writing.
- 2. $\overline{CE}L = \overline{CE}R = VIL$. $\overline{OE}"B" = VIL$.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".


TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,5,8)



NOTES

- 1. $\mbox{R/$\overline{W}$ or $\overline{\mbox{CE}}$ must be HIGH during all address transitions.}$
- 2. A write occurs during the overlap (tew or twp) of a \overline{CE} =VIL and R/ \overline{W} = VIL.
- 3. twn is measured from the earlier of $\overline{\text{CE}}$ or $\overline{\text{R/W}}$ going HIGH to the end-of-write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal (CE or R/W) is asserted last.
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured ±500mV from steady state with the Output Test Load (Figure 2).
- 8. If \overline{OE} is LOW during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If \overline{OE} is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING(1,4)



NOTES:

- 1. R/W or CE must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a \overline{CE} =VIL and R/ \overline{W} = VIL.
- 3. twn is measured from the earlier of \overline{CE} or R/W going HIGH to the end-of-write cycle.
- 4. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
- 5. Timing depends on which enable signal (\overline{CE} or R/\overline{W})is asserted last.

FUNCTIONAL DESCRIPTION

The IDT7134 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected ($\overline{\text{CE}}$ HIGH). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ($\overline{\text{OE}}$). In the read mode, the port's $\overline{\text{OE}}$ turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in the table below.

TRUTH TABLE I - READ/WRITE CONTROL

Left or Right Port ⁽¹⁾				
R/W	CE	ŌĒ	D0-7	Function
Х	Н	Х	Z	Port Deselected and in Power- Down Mode, IsB2 or IsB4
Х	Н	Х	Z	CER = CEL = H, Power Down Mode Isb1 or Isb3
L	L	Х	DATAIN	Data on port written into memory
Н	Ĺ	L	DATAout	Data in memory output on port
Х	Х	Н	Z	High impedance outputs


2720 tbl 11

NOTE:1. AoL - A11L ≠ A0R - A11R

"H" = HIGH, "L" = LOW, "X" = Don't Care, and "Z" = High Impedance

6.04

ORDERING INFORMATION



NOTE:

1. Industrial temperature is available for PLCC packages in standard power. For other speeds, packages and powers contact your sales office.

6.04