


ispLSI[®] and pLSI[®] 1016E

High-Density Programmable Logic

Features

- HIGH-DENSITY PROGRAMMABLE LOGIC
- 2000 PLD Gates
- 32 I/O Pins, Four Dedicated Inputs
- 96 Registers
- High-Speed Global Interconnect
- Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
- Small Logic Block Size for Random Logic
- HIGH-PERFORMANCE E²CMOS® TECHNOLOGY
- fmax = 125 MHz Maximum Operating Frequency
- tpd = 7.5 ns Propagation Delay
- TTL Compatible Inputs and Outputs
- Electrically Erasable and Reprogrammable
- Non-Volatile
- 100% Tested at Time of Manufacture
- Unused Product Term Shutdown Saves Power
- ispLSI OFFERS THE FOLLOWING ADDED FEATURES
- In-System Programmable (ISP™) 5-Volt Only
- Increased Manufacturing Yields, Reduced Time-to-Market and Improved Product Quality
- Reprogram Soldered Device for Faster Prototyping
- OFFERS THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS
- Complete Programmable Device Can Combine Glue Logic and Structured Designs
- Enhanced Pin Locking Capability
- Three Dedicated Clock Input Pins
- Synchronous and Asynchronous Clocks
- Programmable Output Slew Rate Control to Minimize Switching Noise
- Flexible Pin Placement
- Optimized Global Routing Pool Provides Global Interconnectivity
- ispEXPERT[™] LOGIC COMPILER AND COMPLETE ISP DEVICE DESIGN SYSTEMS FROM HDL SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
- Superior Quality of Results
- Tightly Integrated with Leading CAE Vendor Tools
- Productivity Enhancing Timing Analyzer, Explore Tools, Timing Simulator and ispANALYZER™
- PC and UNIX Platforms



Description

The ispLSI and pLSI 1016E are High-Density Programmable Logic Devices containing 96 Registers, 32 Universal I/O pins, four Dedicated Input pins, three Dedicated Clock Input pins, one Global OE input pin and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 1016E features 5-Volt in-system programming and in-system diagnostic capabilities. The ispLSI 1016E offers non-volatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems. It is architecturally and parametrically compatible to the pLSI 1016E device, but multiplexes four input pins to control in-system programming. A functional superset of the ispLSI and pLSI 1016 architecture, the ispLSI and pLSI 1016E devices add a new global output enable pin.

The basic unit of logic on the ispLSI and pLSI 1016E devices is the Generic Logic Block (GLB). The GLBs are labeled A0, A1...B7 (see Figure 1). There are a total of 16 GLBs in the ispLSI and pLSI 1016E devices. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 681-0118; 1-800-LATTICE; FAX (503) 681-3037; http://www.latticesemi.com


Functional Block Diagram

Copyright © 1998 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Functional Block Diagram

Figure 1. ispLSI and pLSI 1016E Functional Block Diagram



The devices also have 32 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered input, latched input, output or bi-directional I/O pin with 3-state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA. Each output can be programmed independently for fast or slow output slew rate to minimize overall output switching noise.

Eight GLBs, 16 I/O cells, two dedicated inputs and one ORP are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to a set of 16 universal I/O cells by the ORP. Each ispLSI and pLSI 1016E device contains two Megablocks.

The GRP has, as its inputs, the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI and pLSI 1016E devices are selected using the Clock Distribution Network. Three dedicated clock pins (Y0, Y1 and Y2) are brought into the distribution network, and five clock outputs (CLK 0, CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O cells. The Clock Distribution Network can also be driven from a special clock GLB (B0 on the ispLSI and pLSI 1016E devices). The logic of this GLB allows the user to create an internal clock from a combination of internal signals within the device.



Absolute Maximum Ratings ¹

Supply Voltage V_CC $$
Input Voltage Applied2.5 to V _{CC} +1.0V
Off-State Output Voltage Applied2.5 to V _{CC} +1.0V
Storage Temperature65 to 150°C
Case Temp. with Power Applied55 to $125^{\circ}C$

Max. Junction Temp. (T_J) with Power Applied ... $150^{\circ}C$

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Conditions

SYMBOL	PA	MIN.	MAX.	UNITS		
Vcc	Cumply) (altana	Commercial	$T_A = 0^{\circ}C$ to + 70°C	4.75	5.25	V
VCC	Supply Voltage Industrial $T_A = -40^{\circ}C \text{ to } + 85^{\circ}C$		4.5	5.5	V	
VIL	Input Low Voltage			0	0.8	V
VIH	Input High Voltage			2.0	V _{cc} +1	V

Table 2-0005/1016E

Capacitance (T_A=25°C, f=1.0 MHz)

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
C ₁	Dedicated Input, I/O, Y1, Y2, Y3, Clock Capacitance (Commercial/Industrial)	8	pf	$V_{CC} = 5.0V, V_{PIN} = 2.0V$
C ₂	Y0 Clock Capacitance	12	pf	$V_{CC} = 5.0V, V_{PIN} = 2.0V$
				Table 2-0006/1016E

Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	_	Years
ispLSI Erase/Reprogram Cycles	10000	_	Cycles
pLSI Erase/Reprogram Cycles	100	_	Cycles

Table 2-0008/1016E



Switching Test Conditions

Input Pulse Levels GND to 3.0V					
Input Rise and Fall Time	-125	≤ 2 ns			
10% to 90%	-100, -80	≤ 3 ns			
Input Timing Reference Levels	1.5V				
Output Timing Reference Levels	1.5V				
Output Load	See Figure 2				
	_				

3-state levels are measured 0.5V from

Table 2-0003/1016E

steady-state active level.

	TEST CONDITION	R1	R2	CL
Α		470Ω	390Ω	35pF
в	Active High	∞	390Ω	35pF
	Active Low	470Ω	390Ω	35pF
с	Active High to Z at V_{OH} -0.5V	~	390Ω	5pF
	Active Low to Z at V _{OL} +0.5V	470Ω	390Ω	5pF

Output Load Conditions (see Figure 2)

Table 2-0004/1016E

DC Electrical Characteristics

Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITIO	N	MIN.	TYP. ³	MAX.	UNITS		
VOL	Output Low Voltage	I _{OL} = 8 mA		-	-	0.4	V		
Vон	Output High Voltage	I _{OH} = -4 mA		2.4	-	-	V		
lı∟	Input or I/O Low Leakage Current	$0V \le V_{IN} \le V_{IL}$ (Max.)		-	-	-10	μA		
Ιн	Input or I/O High Leakage Current	$3.5V \leq V_{IN} \leq V_{CC}$	-	-	10	μA			
IL-isp	ispEN Input Low Leakage Current	$0V \leq V_{IN} \leq V_{IL}$	$0V \le V_{IN} \le V_{IL}$			-150	μA		
IL-PU	I/O Active Pull-Up Current	$0V \le V_{IN} \le V_{IL}$		-	-	-150	μA		
los ¹	Output Short Circuit Current	$V_{\rm CC} = 5V, V_{\rm OUT} = 0.5V$		_	_	-200	mA		
CC ^{2, 4}	Operating Power Supply Current	V _{IL} = 0.5V, V _{IH} = 3.0V	Commercial	_	90	_	mA		
	operating rower Supply Current	f _{CLOCK} = 1 MHz	Industrial	_	90	-	mA		
	Table 2-0007/1016E								


1. One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested.

2. Measured using four 16-bit counters.

3. Typical values are at V_{CC} = 5V and T_A = 25°C.

4. Maximum I_{CC} varies widely with specific device configuration and operating frequency. Refer to the Power Consumption section of this data sheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum I_{cc}.

Figure 2. Test Load



*CL includes Test Fixture and Probe Capacitance. 0213a



External Timing Parameters

Over Recommended	Operating	Conditions
-------------------------	-----------	------------

	TEST ⁴	# ²	DESCRIPTION	-1	25	-1	00	-8	0	
PARAMETER	COND.	#	DESCRIPTION		MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
t pd1	А	1	Data Prop. Delay, 4PT Bypass, ORP Bypass	1	7.5	Ι	10.0	—	15.0	ns
t pd2	А	2	Data Prop. Delay, Worst Case Path	Ι	10.0	Ι	13.0	_	18.5	ns
f max	А	3	Clk. Frequency with Int. Feedback ³	125	-	100	-	84.0	-	MHz
f max (Ext.)	Ι	4	Clk. Frequency with Ext. Feedback $\left(\frac{1}{tsu2 + tco1}\right)$	100	_	77.0	-	57.0	-	MHz
f max (Tog.)	I	5	Clk. Frequency, Max. Toggle $\left(\frac{1}{twh + tw1}\right)$	167	_	125	-	100	-	MHz
t su1	Ι	6	GLB Reg. Setup Time before Clk., 4 PT Bypass	5.0	-	7.0	-	8.5	-	ns
t co1	А	7	GLB Reg. Clk. to Output Delay, ORP Bypass	Ι	4.5	I	5.0	-	8.0	ns
t h1	I	8	GLB Reg. Hold Time after Clk., 4 PT Bypass	0.0	-	0.0	-	0.0	-	ns
t su2	Ι	9	GLB Reg. Setup Time before Clk.	5.5	-	8.0	-	9.5	_	ns
t co2	Ι	10	GLB Reg. Clk. to Output Delay	Ι	5.5	I	6.0	-	9.5	ns
t h2	Ι	11	GLB Reg. Hold Time after Clk.	0.0	-	0.0	-	0.0	-	ns
t r1	А	12	Ext. Reset Pin to Output Delay	Ι	10.0	I	13.5	—	17.0	ns
t rw1	-	13	Ext. Reset Pulse Duration	5.0	-	6.5	-	10.0	-	ns
t ptoeen	В	14	Input to Output Enable	1	12.0	1	15.0	-	20.0	ns
t ptoedis	С	15	Input to Output Disable	1	12.0	-	15.0	-	20.0	ns
t goeen	В	16	Global OE Output Enable	I	7.0	Ι	9.0	_	10.5	ns
t goedis	С	17	Global OE Output Disable	Ι	7.0	-	9.0	-	10.5	ns
t wh	Ι	18	Ext. Sync. Clk. Pulse Duration, High	xt. Sync. Clk. Pulse Duration, High 3.0 - 4.0 -		_	5.0	_	ns	
twl	Ι	19	Ext. Sync. Clk. Pulse Duration, Low 3.0 - 4.0 - 5.0		5.0	_	ns			
t su3	-	20	I/O Reg. Setup Time before Ext. Sync. Clk. (Y2, Y3)	D Reg. Setup Time before Ext. Sync. Clk. (Y2, Y3) 3.0 - 3.5 - 4.5		_	ns			
t h3	-	21	I/O Reg. Hold Time after Ext. Sync. Clk. (Y2, Y3)	0.0	-	0.0	-	0.0	-	ns

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.

Table 2-0030-16/125,100, 80

2. Refer to Timing Model in this data sheet for further details.

3. Standard 16-bit counter using GRP feedback.

4. Reference Switching Test Conditions Section.



Internal Timing Parameters¹

PARAMETER	# ²	DECODIDEION	-1	-125		00	-80		
PARAMETER	#	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
Inputs									
t iobp	22	I/O Register Bypass	-	0.3	-	0.4	_	0.6	ns
t iolat	23	I/O Latch Delay	-	1.8	-	2.4	_	3.6	ns
t iosu	24	I/O Register Setup Time before Clock	3.0	_	3.5	_	4.5	-	ns
t ioh	25	I/O Register Hold Time after Clock	-0.3	_	-0.4	_	-0.6	-	ns
t ioco	26	I/O Register Clock to Out Delay	-	4.0	-	5.0	-	7.5	ns
t ior	27	I/O Register Reset to Out Delay	-	4.0	-	5.0	-	7.5	ns
t din	28	Dedicated Input Delay	-	2.2	-	2.6	-	3.9	ns
GRP									
t grp1	29	GRP Delay, 1 GLB Load	_	1.8	-	1.9	_	2.9	ns
t grp4	30	GRP Delay, 4 GLB Loads	_	1.9	_	2.2	_	3.3	ns
t grp8	31	GRP Delay, 8 GLB Loads	_	2.1	-	2.5	_	3.8	ns
t grp16	32	GRP Delay, 16 GLB Loads	_	2.4	_	3.1	_	4.7	ns
GLB						1	1	·I	
t 4ptbpc	34	4 Product Term Bypass Path Delay (Combinatorial)	_	3.9	_	5.7	_	8.1	ns
t 4ptbpr	35	4 Product Term Bypass Path Delay (Registered)	_	3.9	_	5.6	_	7.3	ns
t 1ptxor	36	1 Product Term/XOR Path Delay	_	4.4	_	6.1	_	7.1	ns
t20ptxor	37	20 Product Term/XOR Path Delay	_	4.4	_	6.1	_	8.2	ns
t xoradj	38	XOR Adjacent Path Delay ³	_	4.4	_	6.6	_	8.3	ns
t gbp	39	GLB Register Bypass Delay	_	1.0	_	1.6	_	1.9	ns
t gsu	40	GLB Register Setup Time before Clock	0.2	_	0.2	_	-0.6	_	ns
t gh	41	GLB Register Hold Time after Clock	1.5	_	2.5	_	4.3	_	ns
t gco	42	GLB Register Clock to Output Delay	_	1.8	_	1.9	_	2.9	ns
t gro	43	GLB Register Reset to Output Delay	_	4.4	_	6.3	_	7.0	ns
t ptre	44	GLB Product Term Reset to Register Delay	_	3.5	_	5.1	_	7.2	ns
tptoe	45	GLB Product Term Output Enable to I/O Cell Delay	_	5.5	_	7.1	_	9.7	ns
t ptck	46	GLB Product Term Clock Delay	3.2	3.5	4.8	5.3	6.8	7.5	ns
ORP	-								
t orp	47	ORP Delay	-	1.0	-	1.0	_	1.5	ns
t orpbp	48	ORP Bypass Delay	_	0.0	_	0.0	_	0.0	ns

1. Internal Timing Parameters are not tested and are for reference only.

2. Refer to Timing Model in this data sheet for further details.

3. The XOR Adjacent path can only be used by Lattice hard macros.



Internal Timing Parameters¹

	"2	# ² DESCRIPTION		25	-1	00	-8	0	
PARAMETER	#-	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
Outputs			•						
t ob	49	Output Buffer Delay	-	1.4	_	1.7	_	3.0	ns
t sl	50	Output Slew Limited Delay Adder	-	10.0	_	10.0	_	10.0	ns
t oen	51	I/O Cell OE to Output Enabled	-	4.3	_	5.3	_	6.4	ns
t odis	52	I/O Cell OE to Output Disabled	-	4.3	_	5.3	-	6.4	ns
t goe	53	Global Output Enable	-	2.7	-	3.7	-	4.1	ns
Clocks						•			
t gy0	54	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	1.3	1.3	1.4	1.4	2.1	2.1	ns
t gy1/2	55	Clock Delay, Y1 or Y2 to Global GLB Clock Line	2.3	2.7	2.4	2.9	3.6	4.4	ns
t gcp	56	Clock Delay, Clock GLB to Global GLB Clock Line	0.8	1.8	0.8	1.8	1.2	2.7	ns
t ioy1/2	57	Clock Delay, Y1 or Y2 to I/O Cell Global Clock Line	0.0	0.3	0.0	0.4	0.0	0.6	ns
tiocp	58	Clock Delay, Clock GLB to I/O Cell Global Clock Line 0.8 1.8 0.8 1.8 1.2 2					2.7	ns	
Global Res	et	·				•	-		
t gr	59	Blobal Reset to GLB and I/O Registers – 3.2 – 4.5 –		5.5	ns				


1. Internal Timing Parameters are not tested and are for reference only.

Table 2-0037-16/125,100,80

2. Refer to Timing Model in this data sheet for further details.




ispLSI and pLSI 1016E Timing Model



Derivations of tsu, th and tco from the Product Term Clock¹

 $\begin{aligned} tsu &= Logic + Reg su - Clock (min) \\ &= (tiobp + tgrp4 + t20ptxor) + (tgsu) - (tiobp + tgrp4 + tptck(min)) \\ &= (\#22 + \#30 + \#37) + (\#40) - (\#22 + \#30 + \#46) \\ 1.4 ns &= (0.3 + 1.9 + 4.4) + (0.2) - (0.3 + 1.9 + 3.2) \end{aligned}$ $\begin{aligned} th &= Clock (max) + Reg h - Logic \\ &= (tiobp + tgrp4 + tptck(max)) + (tgh) - (tiobp + tgrp4 + t20ptxor) \\ &= (\#22 + \#30 + \#46) + (\#41) - (\#22 + \#30 + \#37) \\ 0.6 ns &= (0.3 + 1.9 + 3.5) + (1.5) - (0.3 + 1.9 + 4.4) \end{aligned}$ $\begin{aligned} tco &= Clock (max) + Reg co + Output \\ &= (tiobp + tgrp4 + tptck(max)) + (tgco) + (torp + tob) \\ &= (\#22 + \#30 + \#46) + (\#42) + (\#47 + \#49) \\ 9.9 ns &= (0.3 + 1.9 + 3.5) + (1.8) + (1.0 + 1.4) \end{aligned}$


Derivations of tsu, th and tco from the Clock GLB¹



1. Calculations are based upon timing specifications for the ispLSI and pLSI 1016E-125



Maximum GRP Delay vs GLB Loads




Power Consumption

Power Consumption in the ispLSI and pLSI 1016E device depends on two primary factors: the speed at which the device is operating and the number of Product Terms

used. Figure 3 shows the relationship between power and operating speed.

Figure 3. Typical Device Power Consumption vs fmax



ICC can be estimated for the ispLSI and pLSI 1016E using the following equation:

 $I_{CC}(mA) = 23 + (\# \text{ of PTs} * 0.52) + (\# \text{ of nets} * max freq * 0.004)$

Where:

of PTs = Number of product terms used in design

of nets = Number of signals used in device

Max freq = Highest clock frequency to the device (in MHz)

The I_{CC} estimate is based on typical conditions ($V_{CC} = 5.0V$, room temperature) and an assumption of four GLB loads on average exists and the device is filled with four 16-bit counters. These values are for estimates only. Since the value of I_{CC} is sensitive to operating conditions and the program in the device, the actual I_{CC} should be verified.

0127B-16-80-isp/1016



Table 2-0002C-16-isp

Pin Description

NAME	PLCC PIN NUMBERS	TQFP PIN NUMBERS	DESCRIPTION
$\begin{array}{c} /0\ 0\ -\ /0\ 3\\ /0\ 4\ -\ /0\ 7\\ /0\ 8\ -\ /0\ 11\\ /0\ 12\ -\ /0\ 15\\ /0\ 16\ -\ /0\ 19\\ /0\ 20\ -\ /0\ 23\\ /0\ 24\ -\ /0\ 27\\ /0\ 28\ -\ /0\ 31\\ \end{array}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
GOE 0/IN 3 ³	2	40	This is a dual function pin. It can be used either as Global Output Enable for all I/O cells or it can be used as a dedicated input pin.
ispEN/NC ^{1,2}	13	7	Input - Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK controls become active.
SDI/IN 0 ²	14	8	Input - This pin performs two functions. When ispEN is logic low, it functions as an input pin to load programming data into the device. It is a dedicated input pin when ispEN is logic high.SDI/INO also is used as one of the two control pins for the isp state machine.
MODE/IN 2 ²	36	30	Input - This pin performs two functions. When ispEN is logic low, it functions as a pin to control the operation of the isp state machine. It is a dedicated input pin when ispEN is logic high.
SDO/IN 1 ²	24	18	Output/Input - This pin performs two functions. When ispEN is logic low, it functions as an output pin to read serial shift register data. It is a dedicated input pin when ispEN is logic high.
SCLK/Y2 ²	33	27	Input - This pin performs two functions. When ispEN is logic low, it functions as a clock pin for the Serial Shift Register. It is a dedicated clock input when ispEN is logic high. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device.
YO	11	5	Dedicated Clock input. This clock input is connected to one of the clock inputs of all the GLBs on the device.
Y1/RESET	35	29	 This pin performs two functions: Dedicated clock input. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device. Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
GND	1, 23	17, 39	Ground (GND)
VCC	12, 34	6, 28	Vcc

1. NC pins are not to be connected to any active signals, VCC or GND.


2. Pins have dual function capability for ispLSI 1016E only.

3. Pins have dual function capability which is software selectable.



Pin Configurations


ispLSI and pLSI 1016E 44-Pin PLCC Pinout Diagram



^{1.} NC pins are not to be connected to any active signal, Vcc or GND.

0123A-isp1016

ispLSI 1016E 44-Pin TQFP Pinout Diagram



1. Pins have dual function capability.


2. Pins have dual function capability which is software selectable.

0851-16E/TQFP

Pins have dual function capability for ispLSI 1016E only (except pin 13, which is ispEN only).
 Pins have dual function capability which is software selectable.



Part Number Description



ispLSI and pLSI 1016E Ordering Information

COMMERCIAL						
FAMILY	fmax (MHz)	t pd (ns)	ORDERING NUMBER	PACKAGE		
ispLSI	125	7.5	ispLSI 1016E-125LJ	44-Pin PLCC		
	125	7.5	ispLSI 1016E-125LT44	44-Pin TQFP		
	100	10	ispLSI 1016E-100LJ	44-Pin PLCC		
	100	10	ispLSI 1016E-100LT44	44-Pin TQFP		
	84	15	ispLSI 1016E-80LJ	44-Pin PLCC		
	84	15	ispLSI 1016E-80LT44	44-Pin TQFP		
pLSI	125	7.5	pLSI 1016E-125LJ	44-Pin PLCC		
	100	10	pLSI 1016E-100LJ	44-Pin PLCC		
	84	15	pLSI 1016E-80LJ	44-Pin PLCC		

Table 2-0041A/1016E

INDUSTRIAL

FAMILY	fmax (MHz)	t pd (ns)	ORDERING NUMBER	PACKAGE
ispLSI	84	15	ispLSI 1016E-80LJI	44-Pin PLCC
	84	15	ispLSI 1016E-80LT44I	44-Pin TQFP
~	ote	3e 1991		Table 2-0041B/1016E

12