SN5475, SN5477, SN54LS75, SN54LS77, SN7475, SN74LS75 4-BIT BISTABLE LATCHES

MARCH 1974 - REVISED MARCH 1988

FUNCTION TABLE (each latch)

INP	UTS	OUTPUTS				
D	С	α	<u> </u>			
L	H	L	Н			
н	н	Н	L			
Х	L	a 0	$\overline{\mathbf{q}}_0$			

H = high level, L = low level, X = irrelevant

 Q_0 = the level of Q before the high-to-low transition of G


description

These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable (C) is high and the Q output will follow the data input as long as the enable remains high. When the enable goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the enable is permitted to go high.


The '75 and 'LS75 feature complementary Q and \overline{Q} outputs from a 4-bit latch, and are available in various 16-pin packages. For higher component density applications, the '77 and 'LS77 4-bit latches are available in 14-pin flat packages.

These circuits are completely compatible with all popular TTL families. All inputs are diode-clamped to minimize transmission-line effects and simplify system design. Series 54 and 54LS devices are characterized for operation over the full military temperature range of $-55\,^{\circ}\mathrm{C}$ to $125\,^{\circ}\mathrm{C}$; Series 74, and 74LS devices are characterized for operation from $0\,^{\circ}\mathrm{C}$ to $70\,^{\circ}\mathrm{C}$.

SN5475, SN54LS75 . . . J OR W PACKAGE SN7475 . . . N PACKAGE SN74LS75 . . . D OR N PACKAGE (TOP VIEW)




SN5477, SN54LS77 . . . W PACKAGE (TOP VIEW)



NC - No internal connection

logic symbols[†]




[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (See Note 1)		7 V
Input voltage: '75, '77	.,	5.5 V
'LS75, 'LS77		, 7 V
Interemitter voltage (see Note 2)		5.5 V
Operating free-air temperature range:	SN54'	-55°C to 125°C
	SN74'	0° C to 70°C
Storage temperature range		-65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter input transistor and is not applicable to the 'LS75 and 'LS77.





recommended operating conditions

	SN5	SN5475, SN5477			SN7475		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-400		_	-400	μΑ
Low-level output current, IOL			16			16	mΑ
Width of enabling pulse, tw	20			20			ns
Setup time, t _{su}	20			20			п\$
Hold time, th	5			5			пѕ
Operating free-air temperature, TA	-55		125	0		70	³.C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CO	ONDITIONS†	MIN	TYPİ	MAX	UNIT
VIH	High-level input voltage				2			V
VIL	Low-level input voltage				†		0.8	V
VłK	Input clamp voltage		V _{CC} = MIN,	I _J = -12 mA	T		-1.5	٧
νон	H High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{1H} = 2 V, f _{OH} = -400 μA	2.4	3.4	_	٧
VOL	Low-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = 16 mA		0,2	0.4	V
П	Input current at maximum input voltage	Input current at maximum input voltage		V ₁ = 5.5 V	1		1	mΑ
ЧН	High-level input current	D input C input	V _{CC} = MAX,	MAX, V ₁ = 2.4 V			80 160	μА
IIL	Low-level input current	D input C input	V _{CC} = MAX,	V _I = 0.4 V			-3.2 -6.4	mA
	8			SN54'	-20		-57	
los _	Short-circuit output current §		VCC = MAX	SN74'	-18		-57	mA
1			V _{CC} = MAX,	SN54'		32	46	
Icc	Supply current		See Note 3	SN74'		32	53	mA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 3: I_{CC} is tested with all inputs grounded and all outputs open.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	D	<u> </u>			16	30	
†PHL	U	u			14	25	ns
tPLH¶	D	ā	C 15 nE		24	40	
tpHL¶		<u> </u>	$C_L = 15 pF$, $R_L = 400 \Omega$,		7 1	15	ns
tРLН	C	Q	See Figure 1		16	30	
ŧРНL	Ū	de l'aguie i		7	15	ns	
tPLH¶	С	ā	1		16	30	
tPHL¶			7	15	ns		

 $t_{PLH} \equiv propagation delay time, low-to-high-level output$

 $[\]P$ These parameters are not applicable for the SN5477.



[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time.

 $t_{PHL} = propagation delay time, high-to-low-level output$

SN54LS75, SN54LS77, SN74LS75 **4-BIT BISTABLE LATCHES**

recommended operating conditions

	ŀ	SN54LS75 SN54LS77			SN74LS75		
	MIN	NOM	MAX	MIN	MOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5,25	٧
High-level output current, IOH			-400			-400	μА
Low-level output current, IOL		_	4			8	mA
Width of enabling pulse, t _W	20	****		20			ns
Setup time, t _{SU}	20			20			ns
Hold time, th	5			5			ns
Operating free-air temperature, TA	–55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		SN54LS75 SN54LS77			\$N74L\$75			UNIT	
					MIN	TYP‡	MAX	MIN	TYP‡	MAX	
νін	High-level input voltage				2	_		2			V
ν _{1L}	Low-level input voltage	1					0.7			8.0	V
٧ıĸ	Input clamp voltage	V _{CC} = MIN,	I _I = -18 mA		İ		-1.5			-1.5	V
Vон	High-level output voltage	V_{CC} = MIN, V_{IH} = 2 V, V_{IL} = V_{IL} max, I_{OH} = $-400 \mu A$		2.5	3.5		2.7	3.5		V	
	Low-level output voltage	V _{CC} = MIN.	V _{IH} = 2 V,	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
VOL	Cow-lever output vortage	VIL = VIL max		IOL = B mA					0.35	0.5	\ \ \
1.	Input current at	Vcc = MAX.	V _I = 7 V	D input			0.1			0.1	_
Ц	maximum input voltage	VCC - MAX.	V - 7 V	Cinput			0.4		<u>-</u>	0.4	mΑ
Len	Mich laust input gurrant	Vcc = MAX,	V ₁ = 2.7 V	D input			20		-	20	_
Ή	High-level input current	ACC - MIYX'	vj = 2.7 V	Cinput			80			80	μА
կլ	Low-level input current	Vcc - MAX,	V ₁ = 0.4 V	D input			-0.4			-0.4	mΑ
'IL	Low-level input current	VCC - MAX,	VI - 0.4 V	Cinput			-1.6			-1.6	INA
los	Short-circuit output current §	V _{CC} = MAX			-20		-100	-20		-100	mA
Icc	Supply current	V _{CC} = MAX.	See Note 2	'LS75		6.3	12		6.3	12	mΑ
	andbia condit	THE TWENTY SECTIONS 2		'LS77	-	6.9	13	-			mA.

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, $T_A = 25^{\circ}C$

PARAMETER ¶	FROM	то	TEST CONDITIONS		'LS75			'LS77		
TANAMETER.	(INPUT)	(QUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
^T PLH	D	O			15	27		11	19	
tPHL			9	17		9	17	กร		
^t PLH	D	o o	2 45 7		12	20				
tPHL]		Cլ = 15 pf,		7	15				ns
tPLH TPLH	С	Q	R _L = 2 kΩ, See Figure 1		15	27		10	18	
tPHL		Ğ			14	25		10	18	ns
tPLH t	С	ā			16	30				
tPHL					7	15	-			ns

[🕴] tpLH = propagation delay time, łow-tp-high-level output

tpLH = propagation delay time, high-to-low-level output



[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second

NOTE 2: ICC is tested with all inputs grounded and all outputs open.

Vol

PARAMETER MEASUREMENT INFORMATION switching characteristics † INPUTS OUTPUTS V_{CC} ≹RL **PULSE** D Q GENERATOR A (See Note A) (See Note C) CL = 15 pF С (See Note B) ā PULSE GENERATOR B C_L = 15 pF (See Note A) (See Note B) **TEST CIRCUIT** - ≤ 10 ns - ≤ 10 ns 90% 90% D INPUT 10% 10% 0 V tsu t_{h} 3 V CINPUT 90% 90% **ISee** 10% Note D) 500 ns 500 ns -tPLH TPHL tpHI ۷он OUTPUT Q VOL tPLH - ∨он **TPLH** OUTPUT \alpha

[†]Complementary Q outputs are on the '75 and 'LS75 only.

NOTES: A. The pulse generators have the following characteristics: Z_{OUT} ≈ 50 Ω; for pulse generator A, PRR ≤ 500 kHz; for pulse generator B, PRR ≤ 1 MHz. Positions of D and C input pulses are varied with respect to each other to verify setup times.

VOLTAGE WAVEFORMS

- B. C_L includes probe and jig capacitance.
- C. All diodes are 1N3064 or equivalent.
- D. When measuring propagation delay times from the D input, the corresponding C input must be held high.
- E. For '75 and '77, V_{ref} = 1.5 V; for 'LS75 and 'LS77, V_{ref} = 1.3 V.

- tPHL

FIGURE 1



POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated