# SDLS119 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR DECEMBER 1983 - REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

These devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.

The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74' family is characterized for operation from 0°C to 70°C.

**FUNCTION TABLE** 

		INPU	TS	_	OUTPUTS			
PF	ŧΕ	CLR	CLK	D	a	ā		
		Н	Х	Х	н	L		
+	1	L	×	х	L	н		
L	-	L	х	X	н†	нt		
+	ł	Н	†	Н	н	L		
+	i	Н	Ť	L	L	н		
	ŧ	Н	L	×	G <sup>0</sup>	$\overline{a}_0$		

<sup>†</sup> The output levels in this configuration are not guaranteed to meet the minimum levels in VOH if the lows at preset and clear are near VIL maximum. Furthermore, this configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.

# logic symbol‡

1PRE (4) 1CLK (3)	s	(5) 10
1CLK (2) 1D (2) 1CLR (1)	>C1 1D	<u>(6)</u> 1ā
1CLR (10)	R	15.
2PRE (10) 2CLK (11) 2D (12) (13)		
2CLR (13)		( <u>8)</u> 20

<sup>&</sup>lt;sup>‡</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.


SN5474...J PACKAGE
SN54LS74A, SN54S74...J OR W PACKAGE
SN7474...N PACKAGE
SN74LS74A, SN74S74...D OR N PACKAGE
(TOP VIEW)

1CLR	1	U14 VCC
1D[	2	13 2 CLF
1CLK	3	12 2D
1PRE	4	11D2CLK
10□	5	10 2 PRE
1₫[	6	9 🗖 ZQ
GND 🗀	7	8 <u>7</u> 2 <u>0</u>

#### SN5474 . . . W PACKAGE (TOP VIEW)


1CLK □	J 14	1PRE
10 □2	13	<u> </u> 10
1CLR□3	12	<b>□</b> 1 <u>a</u>
Vcc □4	11	GND
2CLR ☐ 5	10	20
2D 🗖 6	9	20
2CLK 🗖 7	8	2PRE
_		

# SN54LS74A, SN54S74 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


#### logic diagram (positive logic)




# SN5474, SN7474, SN54S74, SN74S74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

schematics of inputs and outputs

74




**'S74** 



#### schematic

#### 'LS74A



## \_\_ absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		7 V
Input voltage: '74, '\$74		5.5 V
'LS74A		7 V
Operating free-air temperature range:	: SN54'	-55°C to 125°C
	SN74'	0°C to 70°C
Storage temperature range		~65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

# SN5474, SN7474 DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

#### recommended operating conditions

				SN547	4		SN7474		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	<del></del>	4.5	5	5.5	4.75	5	5.25	V
ViH	High-level input voltage		2		,	2			٧
VIL	Low-level input voltage			_	0.8			8.0	V
Іон	High-level output current				0.4			- 0.4	mΑ
loL	Low-level output current				16			16	mΑ
		CLK high	30			30	-		
tw	Pulse duration	CLK law	37			37			ns
		PRE or CLR low	30		-	30			
t <sub>su</sub>	Input setup time before CLK1		20			20			ПS
t <sub>h</sub>	Input hold time-data after CLK †	-	5	_		5			ns
TΔ	Operating free-air temperature		- 55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

242445762		TEST CONDITIONS <sup>†</sup>			SN5474			SN7474	•	UNIT	
PA	RAMETÉR	TEST CONDITIONS.		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIK		V <sub>CC</sub> = MIN,	I <sub>I</sub> = — 12 mA				<b>– 1.5</b>			<b>–</b> 1.5	V
∨он		V <sub>CC</sub> = MIN, I <sub>OH</sub> = 0.4 mA	V <sub>1H</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,	2.4	3.4	_	2.4	3.4		٧
VOL		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 16 mA	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,		0.2	0.4		0.2	0.4	٧
Ч		VCC = MAX,	V <sub>I</sub> = 5.5 V	• • • • • • • • • • • • • • • • • • • •			1			1	mA
	D						40			40	
чн	CLR	Vcc= MAX.	V 24V				120	I		120	μΑ
	All Other	ACC - MINV	V  = 2.4 V			80			80	]	
	D						- 1.6			- 1.6	
	PRES		V = 0.4.V		- "		- 1.6		-	1.6	mA
li 🖺	CLR <sup>§</sup>	VCC = MAX,	V  = 0.4 V			-	- 3.2			- 3.2	'''A
	CLK	1					- 3.2		_	- 3.2	
los¶		V <sub>CC</sub> = MAX			- 20		<b>– 57</b>	- 18		- 57	mA
ICC#		V <sub>CC</sub> = MAX,	See Note 2		1	8.5	15		8.5	15	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: With all outputs open, ICC is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement, the clock input is grounded.

# switching charateristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDIT	MIN	TYP	MAX	UNIT	
f <sub>max</sub>				·	15	25		MHz
<sup>t</sup> PLH	PRE or CLR	Qorā					25	ns
tPHL	PREDICEN		R <sub>L</sub> = 400 Ω,	C <sub>L</sub> = 15 pF			40	ns
tPLH	CLK	Qorā				14	25	nş
tPHL	CLK					20	40	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

 $<sup>^{\</sup>S}\text{Clear}$  is tested with preset high and preset is tested with clear high.

Not more than one output should be shown at a time.

<sup>#</sup>Average per flip-flop.

## recommended operating conditions

			SI	N54LS7	4A	SN74LS74A			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
.Vcc	Supply voltage	*	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7	Ī		8.0	V
10н	High-level output current				- 0.4			0.4	mΑ
<sup>I</sup> OL	Low-level output current				4			8	mΑ
†ctock	Clock frequency		0		25	0		25	MHz
		CLK high	25			25			
tw.	Pulse duration	PRE or CLR low	25			25			ns
	0 / 1 / 0 / 0	High-level data	20			20			ns
t <sub>su</sub>	Setup time-before CLK t	Low-level data	20			20	., .		''5
<sup>t</sup> h	Hold time-data after CLK †		5			5			ns
TA	Operating free-air temperature		- 55	•	125	0		70	°c

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

_		TER	T CONDITIONS!	-	S	N54LS7	4A	S	N74LS7	4A	UNIT	
P	ARAMETER	TEST CONDITIONS <sup>†</sup>		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT		
ViK		V <sub>CC</sub> = MIN,	I <sub>I</sub> = 18 mA				- 1.5			<b>– 1.5</b>	V	
v <sub>он</sub>		V <sub>CC</sub> = MIN, I <sub>OH</sub> = - 0.4 mA	V <sub>1H</sub> = 2 V,	V <sub>IL</sub> = MAX,	2.5	3.4		2.7	3.4		٧	
		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 4 mA	V <sub>IL</sub> = MAX,	V <sub>IH</sub> = 2 V,		0.25	0.4		0.25	0.4	v	
VOL		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 8 mA	VIL - MAX,	V <sub>IH</sub> = 2 V,					0.35	0.5	v	
	D or CLK	11 11 11 11	W - 71/				0.1			0.1	mΑ	
lj.	CLR or PRE	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V				0.2			0.2	III.	
	D or CLK	V	V <sub>1</sub> = 2.7 V				20			20	μА	
ηH	CLR or PRE	V <sub>CC</sub> = MAX,	V   - 2.7 V				40			40	,,,,,	
	D or CLK	14 14114		* * .			- 0.4			- 0.4	mA	
l <sub>1</sub> L	CLR or PRE	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V				- 0.8			- 0.8	ma	
los§		V <sub>CC</sub> = MAX,	See Note 4		- 20		<b>— 100</b>	- 20		- 100	mA	
Icc (To	otal)	V <sub>CC</sub> = MAX,	See Note 2			4	8		4	8	mA	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## switching characteristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (QUTPUT)	TEST CC	MIN	TYP	MAX	UNIT	
f <sub>max</sub>					25	33		MHz
tPLH	CLR, PRE or CLK	Qorā	$R_L = 2 k\Omega$ ,	C լ = 15 pF		13	25	nş
tPHL						25	40	ns

Note 3: Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with Vo = 2,25 V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

# SN54S74, SN74S74 DUAL D.TYPE POSITIVE EDGE TRIGGERED FLIP FLOPS WITH PRESET AND CLEAR

#### recommended operating conditions

				SN54S7	4		4	UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	٧
VIH	High-level input voltage		2			2		·	V
VIL	Low-level input voltage				9.0			8.0	V
Юн	High-level output current				<b>–</b> 1			<del>-</del> 1	mA
lOL	Low-level output current		T		20			20	mΑ
		CLK high	6			6			
tw	Pulse duration	CLK low	7.3			7.3			ns
		CLR or PRE low	7			7			
	Communication before CLV	High-level data	3			3			
<sup>t</sup> su	Setup time, before CLK †	Low-level data	3			3			ns
th	Input hold time - data after CLK 1		2			2		_	ns
TA	Operating free-air temperature	·	- 55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST COMPLETONS?		SN54S74			SN74S74				
		TEST CONDITIONS†			MIN	TYP‡	MAX	MIN	TYP#	MAX	UNIT
Vικ		V <sub>CC</sub> = MIN,	$I_{j} = -18 \text{ mA},$				- 1.2			- 1,2	V
VOH		V <sub>CC</sub> = MIN, I <sub>OH</sub> = - 1 mA	V <sub>IH</sub> - 2 ∨,	V <sub>IL</sub> = 0.8 V,	2,5	3.4		2.7	3,4	_	v
VOL		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 20 mA	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,			0.5		-	0.5	٧
I <sub>I</sub>		V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V				1			1	mA
ΊΗ	D	V <sub>CC</sub> = MAX,					50	_		50	
	CER		V <sub>1</sub> = 2.7 V				150			150	μА
	PRE or CLK						100			100	
ИL	D	V <sub>CC</sub> - MAX,	W - 0.5.)				<b>– 2</b>			- 2	^
	CLR <sup>¶</sup>					•	- 6			~ 6	
	PRE 1		V  ~0.5 V				-4			4	mΑ
	CLK						- 4			4	<u> </u>
loss	_	V <sub>CC</sub> = MAX	<u> </u>		- 40		_ 100	- 40		- 100	mΑ
lcc#		VCC = MAX,	See Note 2			15	25		15	25	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: With all outputs open, ICC is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement, the clock input is grounded.

# switching characteristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax			· · · · · · · · · · · · · · · · · · ·	75	110		MHz
tPLH .	PRE or CLR	Qorā			4	6	пѕ
	PRE or CLR (CLK high)	0 م و	$R_1 = 280 \Omega$ . $C_1 = 15 pF$		9	13.5	
tPHL	PRE or CLA (CLK low)		HE = 280 11, CE - 15 PF		5	8	ns
<sup>t</sup> PLH	CLK	Q or Q			6	9	ns
tpHL					6	9	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25 \, ^{\circ}\text{C}$ .

Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

<sup>\*</sup>Clear is tested with preset high and preset is tested with clear high.

<sup>#</sup>Average per flip-flop.

#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated