Multiplexed Inputs/Outputs Provide Improved Bit Density

Four Modes of Operations:

Hold (Store) Shift Left Shift Right Load Data

- . Operates with Outputs Enabled or at High Z
- 3-State Outputs Drive Bus Lines Directly
- . Can Be Cascaded for N-Bit Word Lengths
- SN54LS323 and SN74LS323 Are Similar But Have Synchronous Clear


Applications:

Stacked or Push-Down Registers Buffer Storage, and Accumulator Registers

	GUARANTEED	TYPICAL
TYPE	SHIFT (CLOCK)	POWER
	FREQUENCY	DISSIPATION
'LS299	25 MHz	175 mW
'5299	50 MHz	700 mW

SN54LS299, SN54S299 . . . J OR W PACKAGE SN74LS299, SN74S299 . . . DW OR N PACKAGE (TOP VIEW) 50 (Vcc 19 🗖 S ĭ Ğı ☐ 18 🗖 SL <u>G</u>2 □3 17 🗖 QH' G/QG тв 🗖 н/ОН E/QE 05 C/QC 06 15 | F/QF 14 D/QD 13 B/QB A/QA 🔲 7 <u>QA'</u> 🗖8 12 CLK c<u>r</u> d₃ GND 🗖 10

SN54LS299, SN54S299 . . . FK PACKAGE (TOP VIEW)



description

These Schottky TTL eight-bit universal registers feature multiplexed inputs/outputs to achieve full eight-bit data handling in a single 20-pin package. Two function-select inputs and two output-control inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both function-select lines, S0 and S1, high. This places the three-state outputs in a high-impedance state, which permits data that is applied on the input/output lines to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. A direct overriding input is provided to clear the register whether the outputs are enabled or off.


	***			INPL	ΣTS						IN	PUTS/0	DUTPU	TS			QUT	PUTS
MODE	CLR	FUNC	TION ECT		TPUT TROL	CLK	SEF	RIAL	A/Q _A	B/Qg	c/ac	D/QD	E/QE	F/QF	G/QG	н/Он	α _A ,	QH.
		S1	\$0	Ğ1 [†]	Ğ2†		SL	SR										
	L	х	Ł	L	٦	х	х	X	L	L	L	L	L	L	L	L	L	L
Clear	L	L	×	L	L,	х	×	х	L	L	L	L	L	L	L	L	L	L
	L	н	н	l x	x	×	×	×	×	×	×	×	×	×	×	Χ	L	L
	н	L	L	L	L	×	×	Х	ΔA0	OBO	aco	OD0	Œο	QF0	ago	QH0	OAD	αно
Hold	н	×	×	ļ L	L	L	×	×	QAO	Q_{80}	α_{C0}	a_{D0}	QEO	O _{F0}	Ω _{G0}	σ _{H0}	QAO	QHO
	Н	L	Н	L	L	:	×	Н	н	QAn	QBn	aCu	Q _{Dn}	ι	QFn.	σ^{Qu}	Н	aGn
Shift Right	н	L	н	L	L		х	L	L	Q_{An}	Q_{Bn}	a_{Cn}	$a_{\mathrm{D}n}$	QEn	OFn	$a_{G_{n}}$	L	ΩGn
	н	Н	L	L	L	,	H	X	Q _{Bn}	α _{Cn}	ΔDn	Q _{En}	ΩFr	αĢn	UHn	н	QBn	H
Shift Left	н	Н	L	L	L		L	×	QBn	α_{Cn}	Q_{Dn}	α_{En}	Q_{Fn}	α_{Gn}	анп	L	a _{Bn}	L
Load	н	н	Н	×	×	T T	×	х	а	D	c	d	ę	f	9	h	a	h

a...h - the level of the steady state input at inputs A through H, respectively. These data are loaded into the flip-flops while the flip flop outputs are isolated from the input/output terminals.




SN54LS299, SN54S299, SN74LS299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

logic symbol†




 $^{^\}dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW. J. N. and W packages.

logic diagram (positive logic)



Pin numbers shown are for DW, J, N, and W packages.

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)													. 7 V
Input voltage								,					, 7 V
Off-state output voltage													
Operating free-air temperature range	: SN54LS299									-55	°C.	to	125°C
	SN74LS299										0°C) to	5 70°C
Storage temperature													

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	j	S	N54LS2	99	s	N74LS2	99	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High level autout auronat leve	Q _A thru Q _H			-1			-2.6	mA
High-level output current, IOH	Q _A ^r or Q _H ^r			-0.4			-0.4	
	Q _A thru Q _H			12			24	mA
Low-level output current, IOL	Ω _A , or ΩH,			4			8] '''A
Clock frequency, folock		0		20	0		20	MHz
Windshift of almost one of	Clock high	30			30			
Width of clock pulse, tw(clock)	Clack law	18			10			ns
Width of clear pulse, tw(clear)	Clear low	25			20			пs
	Select	35*			351			
Catua tima t	High-level data [†]	201			201			<u> </u>
Setup time, t _{SU}	Low-level data †	201		•	201			ns
	Clear inactive-state	241			201			
(Inteller and A	Spiect	101			101			
Hold time, th	□ata [†]	31			_ 01			ns
Operating free-air temperature, TA		-55		125	0		70	C

[†] Data includes the two serial inputs and the eight input/output data lines.

SN54LS299, SN74LS299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONI	DITIONS T	St	N54LS2	99	SI	174LS2	299	UNIT
	T ARAIVE I EN		TEST COM	DITIONS.	MIN	ΤΥΡ	MAX	MIN	TYP	MAX	UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage				-	-	0.7			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	1 ₁ = -18 mA			-1.5			-1.5	V
VOH	High-level output voltage	Q _A thru Q _H	VCC = MIN,	V _{IH} = 2 V,	2.4	3.2		2.4	3.1		. v
vОн	riigii-ievel output vortage	QA' or QH'	V _{IL} = V _{IL} max,	I _{OH} = MAX	2.5	3.4		2.7	3.4		
		QA thru QH	VCC = MIN.	IOL = 12 mA		0.25	0.4		0.25	0.4	<u> </u>
Voi	Low-level output voltage	од ина од	V _{IH} = 2 V ₁	I _{OL} = 24 mA					0.35	0.5	V
40L	LOW-TOVET OUTPOT TOTAGE	QA' or QH'	VIL = VII max	10L = 4 mA		0.25	0.4		0.25	0.4	v
		чд э. чн	alf alfinex	1 _{OL} = 8 mA					0.35	0.5	
lozн	Off-state output current,	Q _A thru Q _H	V _{CC} = MAX,	$V_{IH} = 2 V$,			40		_	40	μA
-02.6	high-level voltage applied	-4 (11.2 -1	V _O = 2.7 V		L		***				μ
IOZL	Off-state output current,	QΔ thru QH	V _{CC} = MAX,	$V_{IH} = 2 V$			-400			-400	μА
-026	low-level voltage applied		V _O = 0.4 V								
	Input current at maximum	50, S1		V; = 7 V		- 	200			200	
11	input voltage	A thru H	V _{CC} = MAX	V ₁ = 5.5 V			100			100	μА
		Any other		V ₁ = 7 V		_	100			100	
Iн	High-level input current	A thru H, 50, S1	V _{CC} = MAX,	V ₁ = 2.7 V			40			40	μА
.114	- Indiana de la compania del compania del compania de la compania del compania del compania de la compania del compania de	Any other	+CC = MAX,	V - 2.7 V			20			20	
I _{I L}	Low-level input current	S0, S1	V _{CC} = MAX,	V _I ≈ 0.4 V			-0.8			-0.8	mA
'1 _	2000 level impar content	Any other	· CC MAX.	V ~ 0.4 V			-0.4			-0.4	ША
los	Short-circuit output current§	Q _A thru Q _H	V _{CC} = MAX		-30		-130	-30		-130	mΑ
los	Short-endart Surpar editerito	QA' or QH'	VCG - WAX		-20		-100	-20		-100	IIIA
lcc	Supply current		V _{CC} = MAX			33	53		33	53	mΑ

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25° C

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	мах	UNIT
f _{max}			See Note 2	20	35		MHz
tpLH	CLK	QA' or QH'	$R_1 = 2 k\Omega$, $C_1 = 15 pF$		22	33	
†PHL]	I GA OI GH	ME - 2 K30, CE - 13 B1		26	39	ns
tPHL	CLR	QA' or QH'	7		27	40	ns
(PLH		Q _A thru Q _H			17	25	
^t PHL	CLK	QA WILL CH	R _{1.} = 665 Ω. C _{1.} = 45 μF		26	39	ns
^t PHL	CLR	QA thru QH	1 11 000 33. 0[10 pt		26	40	เาร
tPZH	G1, G2	Q _A thru Q _H	7		13	21	
[†] PZL] 51, 42	A min CH			19	30	rıs
[†] PHZ	G1, G2	Q _A thru Q _H	R _L - 665 Ω, C _L = 5 pF	ľ	10	20	
tPLZ] 31,32	Q απα αμ			10	15	ns

[©]f_{max} ∃maximum clock frequency

tplZ - output disable time from low level NOTE 2: For testing f_{max} , all outputs are loaded simultaneously, each with C_L and R_L as specified for the propagation times. Load circuits and voltage waveforms are shown in Section 1.





 $^{^{\}ddagger}$ Ail typical values are at V_{CC} = 5 V, T_{A} = 25°C.

[§] Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

tplication delay time, low to high level output tplication delay time, low to high level output tplication delay time, high-to-low-level output enable time to high level tplication delay time, low to-high level output enable time to high level

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage
Off-state output voltage
Operating free-air temperature range: SN54S299 (See Note 1)55°C to 125°C
SN74S299
Storage temperature range65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			N54S29	9		SN74529	9	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	ON
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	٧
I i i i i i i i i i i i i i i i i i i i	QA thru QH	i		-2			-6.5	mA
High-level output current, IOH	Q _A / or Q _H /			-0.5			-0.5	IIIA
	Q _A thru Q _H		'	20			20	mΑ
Low-level output current, IQL	QA' or QH'			6			6	11114
Clack frequency, f _{clock}	•	0	•	50	0		50	MHz
	Clock high	10			10			
Width of clock puise, tw(clock)	Clack low	10			10	-	·	ns
Width of clear pulse, fw(clear)	Clear Inw	10			10			ns
	Select	151			151			
0	High-level data [†]	71			7†			
Setup time, t _{su}	Low-level data [‡]	51			5↑			⊓s
	Clear inactive-state	101		•	10↑		•	
I de la la ciencia de	Select	51	-		5↑			
Hold time, t _h	Data ‡	51			51			ns
Operating free-air temperature, TA		-55		125	0		70	С

 $^{^{4}}$ Data includes the two serial inputs and the eight input/output data lines.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS†	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2		-	V
VIL	Low-level input voltage						0.8	V
Vik	Input clamp voltage		VCC - MIN.	I _I = -18 mA			-1.2	V
Voн	High-level output voltage	Q _A thru Q _H	VCC = MIN,	V _{IH} = 2 V,	2.4	3,2		T
٧ОН	riightievel output voltage	QA or QH'	V _{1L} = 0.8 V.	IOH = MAX	2.7	3.4		٧
VOL	l nw-level gutput voltage		VCC = MIN,	V _{IH} = 2 V,			0.5	
OF	t 1700 Tevel Charpate vortage		V _{IL} = 0.8 V,	IOL = MAX	ľ		0.5	V
IOZH	Off-state output current,	Q _A thru Q _H	VCC - MAX,	V _{IH} = 2 V,			400	_
'UZH	high-level voltage applied	CA min CH	Vo = 2.4 V				100	μА
JOZL	Off-state output current,	Ω _A thru Ω _H	V _{CC} = MAX.	V _{1H} = 2 V,			250	
OZL	low-level voltage applied	TA INTO CIA	VO = 0.5 V				250	μА
t _j	Input current at maximum input voltage		V _{CC} = MAX,	V ₁ ~ 5.5 V			1	mΑ
L _{IH}	High-level input current	A thru H, S0, S1	V	V = 27.V			100	
'11		Any other	V _{CC} = MAX,	V - 2.7 V			50	μА
	· ·	CLK or CLR					-2	mA
HL	Low-level input current	\$0, \$1	VCC MAX,	V ₁ = 0.5 V			-500	μА
		Any other		ſ			-250	μА
†os	Short-circuit output current §	Q _A thru Q _H	V		-40	_	-100	
-05	Short Excess output currents	Q _A or Q _H	V _{CC} = MAX		-20		-100	mΑ
ICC	Supply current		V _{CC} = MAX			140	225	mA

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}			See Note 2	50	70		MHz
₹₽LH	CLK	QA' or QH'	$R_1 = 1 k\Omega$, $C_1 = 15 pF$		12	20	ns
¹PHL					13	20	''3
^t PH L	CLR	QA' or QH'			14	21	ns
^T PLH	CLK	QA thru QH			15	21	
^t PHL	CLIN	GA IIII GH	B - 200 D 0 - 45 - 5		15	21	ns
^t PHL	CLR	Q _A thru Q _H	$R_L = 280 \Omega$, $C_L = 45 pF$		16	24	เาร
τΡΖΗ	G1, G2	QA thru QH			10	18	
^t PZL	7 3., 32	₩ WH			12	18	ns
tPHZ	G1, G2	Q _A thru Q _H	$R_{L} = 280 \Omega$, $C_{L} = 5 pF$		7	12	
tPLZ] 51, 42	— GA WING CH			7	12	ns

f_{max} = maximum clock frequency



 $[\]ddagger$ All typical values are at V_{CC} = 5 V, T_A = 25 C.

S Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

tpLH = Propagation delay time, low-to-high-level output

t_{HHL} - Propagation delay time, high-to-low-level output

 t_{PZH} = output enable time to high level

 t_{PZI} = output enable time to low level

tpHZ = output disable time from high level

 $tp|_{\mathbf{Z}} = \text{output disable time from low level}$ NOTE 2: For testing f_{max} , all outputs are loaded simultaneously, each with $C_{\mathbf{L}}$ and $R_{\mathbf{I}}$ as specified for the propagation times Load circuits and voltage waveforms are shown in Section 1.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated