SDLS153 - D2628, JANUARY 1981 - REVISED MARCH 1988

- Count Divider Chain
- Digitally Programmable from 2² to 2ⁿ (n = 31 for 'LS292, n = 15 for 'LS294)
- Useable Frequency Range from DC to 30 MHz
- Easily Expandable
- Applications
 - Frequency Division
 - Digital Timing

description

These programmable frequency dividers/digital timers contain 31 flip-flops plus 30 gates ('LS292) or 15 flip-flops plus 29 gates ('LS294) on a single chip. The count modulo is under digital control of the inputs provided.


Both types feature an active-low clear input to initialize the state of all flip-flops. To facilitate incoming inspection, test points are provided (TP1, TP2, and TP3 on the 'LS292 and TP on the 'LS294). These test points are not intended to drive system loads. Both types feature two clock inputs; either one may be used for clock gating. (See the function table below.)

A brief look at the digital timing capabilities of the 'LS292 will show that with a 1-MHz input frequency, programming for 2^{10} will give a period of 1.024 ms, and 2^{20} will give a period of 1.05 sec, 2^{26} will give a period of 1.12 min, and 2^{31} will give a period of 35.79 min.

These devices are easily cascadable giving limitless possibilities to timing delays that can be achieved.

FU	INC	ΤI	ON	TAB	LE

CLEAR	CLK 1	CLK 2	Q OUTPUT MODE
L	х	x	Cleared to L
н	1	L	Count
н	L	1	Count
н	н	х	Inhibit
н	x	н	Inhibit



NC - No internal connection.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1988, Texas Instruments Incorporated

SDLS153 – D2628, JANUARY 1981 – REVISED MARCH 1988


schematics of inputs and outputs



operation

The functional block diagram shows that the count modulo is controlled by an X/Y decoder connected to the mode control inputs of several flip-flops. These flip flops with mode controls each have a "D" input connected to the parallel clock line and a "T" input driven by the preceding stage. The parallel clock frequency is always the input frequency divided by four.


The X/Y decoder output selected by the programming inputs goes low. While a mode control is low, the "D" input of that flip-flop is enabled, and the signal from the parallel clock line ($f_{in} \div 4$) is passed to the "T" input of the following stage. All the other mode controls are high enabling the "T" inputs and causing each flip-flop in turn to divide by two.



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for J, N, and W packages.



SDLS153 - D2628, JANUARY 1981 - REVISED MARCH 1988




Pin numbers shown are for J, N, and W packages.



SDLS153 - D2628, JANUARY 1981 - REVISED MARCH 1988

logic diagram (positive logic)



Pin numbers shown are for J, N, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	
Input voltage	7 V
Operating free-air temperature range: SN54LS292, SN54LS294	
SN74LS292, SN74LS294	
Storage temperature range 65° C to	150°C

NOTE 1: Voltage values are with respect to network ground terminal.



SDLS153 - D2628, JANUARY 1981 - REVISED MARCH 1988

recommended operating conditions

				SN54LS'			SN74LS'		
						MIN	NOM	MAX	
Vcc	V _{CC} Supply voltage				5.5	4.75	5	5.25	V
V_{H}	High-level input voltage	2			2			-v	
VIL	Low-level input voltage			0.7			0.8		
юн	High-level output current (Q only)				- 1.2			- 1.2	mA
^I OL	Low-level output current (Q only)			12			24	mA	
fclock	Clock frequency		0		30	0		30	MHz
tw	Duration of clock input pulse		16			16			ns
tw	Duration of clear pulse	'LS292	55			55			113
-vv	'LS294		35			35			ns
t _{su}	Clear inactive-state setup time		15			15			ns
Τ _Α	Operating free-air temperature	····	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]				SN54LS	s'	SN74LS'			
					MIN	түр‡	MAX	MIN	TYP [‡]	MAX	
VIK		$V_{CC} = MIN$, $I_{I} = -18 \text{ mA}$					- 1.5			- 1.5	V
V _{OH}	٥	V _{CC} = MIN, V _{IH} V _{IL} = MAX	= 2 V,	I _{OH} = - 1.2 mA,	2.4	3.4		2.4	3.4		v
VOL	٥	$V_{CC} = MIN,$ $V_{IH} = 2V,$		I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
	ТР¶	VIL = MAX		I _{OL} = 0.5 mA					0.35	0.5	V
4		$V_{CC} = MAX, V_{I} =$	7 V				0.1			0.1	mA
<u>Чн</u>		$V_{CC} = MAX, V_1 =$					20			20	μA
ΙL	CLK1, CLK2 All others	V V _{CC} = MAX, V _I = 0	0.4 V				- 0.8 - 0.4			- 0.8 0.4	mA
los§	Q	V _{CC} = MAX			- 30		- 130	- 30		- 130	mA
Icc	'LS292 'LS294	V _{CC} = MAX, All in All outputs open	nputs groun	ded,		40	75		40	75	mA
	L0207	An outputs open		· · · · · · · · · · · · · · · · · · ·		30	50		30	50	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$. [§] The duration of the short-circuit should not exceed one second.

The TP output or outputs are not intended to drive external loads but are solely provided for test points.



SDLS153 – D2628, JANUARY 1981 – REVISED MARCH 1988

switching characteristics, V_{CC} = 5 V, T_A = 25 °C, R_L = 667 Ω , C_L = 45 pF (see Figure 1)

+	FROM	то			'LS292			'LS294			
PARAMETER [†]	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	түр	MAX	MIN	ТҮР	MAX		
f _{max}				30	50		30	50		MHz	
^t PLH	CLK1 or 2	Q	Modulo set at 22, A thru E = LLLHL ('LS292)		55	90		55	90	ns	
^t PHL		۵	A thru D = LLHL ('LS294)		80	120		80	120	ns	
^t PHL	CLR	۵			85	130		35	65	ns	

 $^{\dagger}f_{MAX}$ = maximum clock frequency

tPLH = Propagation delay time, low-to-high-level output

tPHL = Propagation delay time, high-to-low-level output

NOTE 2: Load circuits and voltage waveforms are shown in Section 1. To be used on TP outputs only.

'LS292 FUNCTION TABLE

PROGRAMMING							FREQUENCY DIVISION							
	IN	IPUI	s			Q				TP2	TP3			
E	D	С	В	А	BINARY	DECIMAL	BINARY	DECIMAL	BINARY	DECIMAL	BINARY	DECIMAL		
L	L	L	L	L	Inhibit	Inhibit	Inhibit	Inhibit	Inhibit	Inhibit	Inhibit	Inhibit		
L	L	L	L	н	Inhibit	Inhibit	Inhibit	Inhibit	Inhibit	Inhibit	Inhibit	Inhibit		
L	L	L	н	L	22	4	2 ⁹	512	217	131,072	224	16,777,216		
L	L	L	н	н	2 ³	8	29	512	217	131,072	224	16,777,216		
L	L	н	L	L	24	16	29	512	217	131,072	224	16,777,216		
L	L	н	L	н	25	32	29	512	217	131,072	224	16,777,216		
L	L	н	н	L	26	64	29	512	217	131,072	224	16,777,216		
L	L	н	н	н	27	128	29	512	217	131,072	224	16,777,216		
L	н	L	L	L	28	256	2 ⁹	512	217	131,072	22	4		
L	Н	L	Ł	н	29	512	29	512	217	131,072	22	4		
L	н	L.	н	L	210	1,024	29	512	217	131,072	24	16		
L	н	L	н	н	211	2,048	29	512	217	131,072	24	16		
L	н	н	L	L	212	4,096	2 ⁹	512	217	131,072	26	64		
L	н	н	L	н	213	8,192	2 ⁹	512	217	131,072	26	64		
L	н	н	н	L	2 ¹⁴	16,384	2 ⁹	512	Disable	d Low	28	256		
L	Н	н	н	н	215	32,768	2 ⁹	512	Disable	d Low	28	256		
н	L	L	L	L	216	65,536	2 ⁹	512	2 ³	8	210	1,024		
н	L	L	L	н	217	131,072	2 ⁹	512	2 ³	8	210	1,024		
н	L	L	Н	L	218	262,144	2 ⁹	512	25	32	212	4,096		
н	L	L	н	н	2 ¹⁹	524,288	29	512	25	32	212	4,096		
н	L	н	L	L	220	1,048,576	2 ⁹	512	27	128	214	16,384		
н	L	н	L	н	221	2,097,152	2 ⁹	512	27	128	214	16,384		
н	L	н	Н	L	222	4,194,304	Disabled Lo	w	2 ⁹	512	216	65,536		
н	L	н	Н	н	223	8,388,608	Disabled Lo	w	29	512	216	65,536		
н	н	L	L	L	224	16,777,216	2 ³	8	211	2,048	2 ¹⁸	262,144		
н	н	L	L	н	225	33,554,432	23	8	211	2,048	218	262,144		
н	Н	L	н	L	2 ²⁶	67,108,864	2 ⁵	32	213	8,192	220	1,048,576		
н	н	L	н	н	227	134,217,728	2 ⁵	32	213	8,192	220	1,048,576		
н	н	н	L	L	228	268,435,456	27	128	215	32,768	222	4,194,304		
н	н	н	L	н	2 ²⁹	536,870,912	27	128	215	32,768	222	4,194,304		
н	н	н	н	L	230	1,073,741,824	2 ⁹	512	217	131,072	224	16,777,216		
н	н	н	н	н	2 ³¹	2,147,483,648	2 ⁹	512	217	131,072	224	16,777,216		




SDLS153 - D2628, JANUARY 1981 - REVISED MARCH 1988

				FREQUENCY DIVISION						
PI	ROGRAMM	ING INPUT	ſS		Q	ТР				
D	С	В	А	BINARY	DECIMAL	BINARY	DECIMAL			
L	L	L.	L	Inhibit	Inhibit	Inhibit	Inhibit			
L	L	L	н	Inhibit	Inhibit	Inhibit	Inhibit			
L	L	Н	L	22	4	2 ⁹	512			
L	L	н	н	23	8	2 ⁹	512			
L	н	L	L	24	16	29	512			
L	н	L	н	25	32	2 ⁹	512			
L	н	Н	L	2 ⁶	64	2 ⁹	512			
L	H	Н	н	27	128	Disabl	ed Low			
н	L	L	L	2 ⁸	256	22	4			
H	L	L	н	2 ⁹	512	23	8			
н	L	н	L	210	1,024	2 ⁴	16			
Н	L	Н	Н	211	2,048	25	32			
н	н	L	L	212	4,096	26	64			
н	н	L	н	213	8,192	27	128			
н	н	Н	L	214	16,384	28	256			
Н	н	н	н	215	32,768	29	512			


'LS294 FUNCTION TABLE

switching loads





'LS292 and 'LS294 timing diagram



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated