Style preferences Svenska Lund University
Department of EIT
toppbild
Education Research Contact

Referens:
Title:
Low-Complexity Binary Morphology Architectures with Flat Rectangular Structure Elements
IEEE Transactions on Circuits and Systems - I: Regular Papers
Type:
article
Abstract:
This article describes and evaluates algorithms and their hardware architectures for binary morphological erosion and dilation. In particular, a fast stall-free low-complexity architecture is proposed that takes advantage of the morphological duality principle and structuring element (SE) decomposition. The design is intended to be used as a hardware accelerator in real-time embedded processing applications. Hence, the aim is to minimize the number of operations, memory requirement, and memory accesses per pixel. The main advantage of the proposed architecture is that for the common class of flat and rectangular SEs, complexity and number of memory accesses per pixel is low and independent of both image and SE size. The proposed design is compared to the more common delay-line architecture in terms of complexity, memory requirements and execution time, both for an actual implementation and as a function of image resolution and SE size. The architecture is implemented for the UMC 0.13- $mu{hbox {m}}$ CMOS process using a resolution of 640 $times$ 480. A maximum SE of 63 $times$ 63 is supported at an estimated clock frequency of 333 MHz.
Year:
2008
MODS XML

Back

Last updated:
Page Manager: Henrik Sjöland
Publisher: Head of department
Department of Electrical and Information Technology, LTH, Box 118, SE-221 00 Lund. Telefon: +46 46 222 00 00