Anpassa utseende English Lunds universitet
Institutionen för EIT
toppbild
Utbildning Forskning Kontakt

Referens:
Title:
A 3.6mW, 90nm CMOS Gated-Vernier Time-to-Digital Converter with an Equivalent Resolution of 3.2ps
IEEE Journal of Solid-State Circuits (JSSC)
Type:
article
Keywords:
Gated Ring Oscillator, Time-to-Digital Converter, Vernier Delay Line
Abstract:
Two gated ring oscillators (GROs) act as the delay lines in an improved Vernier time-to-digital converter (TDC), where the already small quantization noise of the standard Vernier TDC is further first-order shaped by the GRO operation. The TDC has been implemented in a 90nm CMOS process and consumes 3mA from 1.2V when operating at 25MHz. The native Vernier resolution of the TDC is 5.8ps, while the total noise integrated over a bandwidth of 800kHz yields an equivalent TDC resolution of 3.2ps.
Year:
2012
MODS XML

Tillbaka

Senast uppdaterad:
Webbansvarig: Henrik Sjöland
Ansvarig utgivare: Prefekt
Institutionen för Elektro- och informationsteknik, LTH, Box 118, 221 00 Lund. Telefon: 046-222 00 00