Anpassa utseende English Lunds universitet
Institutionen för EIT
toppbild
Utbildning Forskning Kontakt

Referens:
Title:
Design and implementation of a 1024-point pipeline FFT processor
Type:
conference paper
Keywords:
CMOS digital integrated circuits, VLSI, digital signal processing chips, fast Fourier transforms, pipeline processing
Abstract:
The design and implementation of a 1024-point pipeline FFT processor is presented. The architecture is based on a new form of FFT, the radix-22 algorithm. By exploiting the spatial regularity of the new algorithm, minimal requirement for both dominant components in VLSI implementation has been achieved: only 4 complex multipliers and 1024 complex-word data memory for the pipelined 1K FFT processor. The chip has been implement in 0.5 ?m CMOS technology and takes an area of 40 mm2. With 3.3 V power supply, it can compute 2n , n=0, 1, ..., 10 complex point forward and inverse FFT in real time with up to 30 MHz sampling frequency. The SQNR is above 50 dB for white noise input.
Year:
1998
MODS XML

Tillbaka

Senast uppdaterad:
Webbansvarig: Henrik Sjöland
Ansvarig utgivare: Prefekt
Institutionen för Elektro- och informationsteknik, LTH, Box 118, 221 00 Lund. Telefon: 046-222 00 00