Anpassa utseende English Lunds universitet
Institutionen för EIT
toppbild
Utbildning Forskning Kontakt

Referens:
  • T. Olsson, P. Nilsson, T. Meincke, A. Hemani, M. Torkelson:
    A Digitally Controlled Low-Power Clock Multiplier for Globally Asynchronous Locally Synchronous Designs
    The 2000 IEEE International Symposium on Circuits and Systems. Proceedings., 2000 International Symposium on Circuits and Systems (ISCAS 2000), Geneva, Switzerland, Vol. 3, pp. 13-16, 2000-05-28/2000-05-31.
    • (BibTeX)
Title:
A Digitally Controlled Low-Power Clock Multiplier for Globally Asynchronous Locally Synchronous Designs
The 2000 IEEE International Symposium on Circuits and Systems. Proceedings.
Type:
conference paper
Keywords:
low-power electronics, application specific integrated circuits, clocks, pulse generators, multiplying circuits
Abstract:
Partitioning large high-speed globally synchronous ASICs into locally clocked blocks reduces clock skew problems and if handled correctly it also reduces the power consumption. However, to achieve these positive effects, the blocks need on-chip clock generators having properties such as small area and low power consumption. Therefore, a low power, high frequency, small area digitally controlled on-chip clock generator is designed and fabricated using a 0.35 ?m process. The clock generator delivers up to 1.15 GHz at 3.3 V supply voltage. At 1 V supply voltage, it delivers up to 92 MHz while consuming 0.16 mW
Year:
2000
MODS XML

Tillbaka

Senast uppdaterad:
Webbansvarig: Henrik Sjöland
Ansvarig utgivare: Prefekt
Institutionen för Elektro- och informationsteknik, LTH, Box 118, 221 00 Lund. Telefon: 046-222 00 00