toppbild

Presented

Automated modelling and optimization of a ratioed logic inverter utilizing nanowire-based transistor

Martin Berg () and Kristofer Jansson ()

Start: 2009-06-08
Presentation: 2009-11-30 00:00:00
Plats:
Finished: 2009-12-17

Abstract

Advisor: Lars-Erik Wernersson (EIT) and Peter Nilsson (EIT)

Examinator: Lars-Erik Wernersson (EIT)

Back

Last updated: 2010-10-05 10:58:31
Page Manager: Daniel Sjöberg
Publisher: Head of department

Department of Electrical and Information Technology, LTH, Box 118, SE-221 00 Lund. Telefon: +46 46 222 00 00