toppbild

ETIN01 IC-projekt & verifiering, digital

2011/2012 Ht2-Vt2

Laborationer



    The assignment can be downloaded here

  • VHDL source files for synthesis lab: download here.
  • memories for synthesis lab: download here
  • Download RomCoeff.txt here. Note the file has all coefficients set to zero, update the coefficients randomly.
  • Placement files for the Place and Route laboration: download here. 
  • Lecture Slides for Place and Route lecture: download here.
  • Reference manual for Soc Encounter: download here.
  • Lecuter slides for extra Place and Route laboration: download here.
  • Slides and example script for synthesis. For synthesis of memory check the memory.tcl script.

 Download the zipped files into a newly created directory and run the following commands to extract files

    gunzip file_name.tar.gz

    tar -xvf file_name.tar 

Tillbaka

Senast uppdaterad: 2011-11-11 11:07:35
Webbansvarig:
Ansvarig utgivare: Prefekt

Institutionen för Elektro- och informationsteknik, LTH, Box 118, 221 00 Lund. Telefon: 046-222 00 00