

---

# Backend Tools

Place and Route  
changes for ST65nm CMOS

**Oskar Andersson**



**LUND**  
UNIVERSITY

# Design Kit Path

---

- Design kit root dir:  
/usr/local-eit/cad2/cmpstm/stm065v536
- 2 Process options, 3 Threshold Voltage (VT) options:
  - LP (Low Power) – Low Power Low Speed
  - GP (General Purpose) – High Power High Speed
  - High Threshold Voltage (HVT) – Lowest Power and Lowest Speed
  - Standard Threshold Voltage (HVT) – Medium Power and Medium Speed
  - Low Threshold Voltage (HVT) – High Power and High Speed
- Process option and Threshold Voltage combined yields 6 possibilities
  - GPLVT
  - GPSVT
  - GPHVT
  - LPLVT
  - LPSVT
  - LPHVT



Increasing speed  
Increasing power



# Cell Libraries

---

- Clock cells, Core Cells, I/O Cells, Place & Route Cells are separated:
- Clock dir: DESIGN\_KIT\_ROOT/CLOCK65<ProcessVTOption>\_3.1 – Clock buffer & Inverter
- Core dir: DESIGN\_KIT\_ROOT/CORE65<ProcessVTOption>\_5.1 – Logical and arithmetic gates, registers, e.g., NAND, NOR, XOR, DFF ...
- I/O dir: DESIGN\_KIT\_ROOT/IO65LPHVT\_SF\_1V8\_50A\_7M4X0Y2Z\_7.0 – Signal Pads, Core supply pads
- I/O dir: DESIGN\_KIT\_ROOT/IO65LP\_SF\_BASIC\_50A\_ST\_7M4X0Y2Z\_7.2 – I/O Fillers, Corner Pads, Supply for Pad Ring
- Place & Route dir: DESIGN\_KIT\_ROOT/PRHS65\_7.0.a – Well Taps, I/O Filler, Fillers, De-coupling capacitors
- Use LPHVT for lowest power.



# Cell Libraries cont'd

---

- Cell library directory structure:
  - behaviour – Behavioural model for logic gates
  - CADENCE/LEF – Physical information for Place & Route
  - doc – Documentation of cells in library
  - libs – Timing information for Synthesis, Place & Route
- Variation key for timing libraries
  - <LibraryName>65<ProcessVTOption>\_<corner>\_<Voltage>\_<temperature>\_<age>.lib
  - LibraryName: CORE, CLOCK
  - ProcessVTOption: LPHVT, LPSVT, LPLVT, GPHVT, GPSVT, GPLVT (use same for all libraries)
  - Corners: Worst Case (wc), nominal (nom), Best Case (bc),
  - Voltage: 0.90V (wc) – 1.30V (bc)
  - Temperature: -40°C (m40C) to 125°C (125C)
  - Age: 10 years aging (10y)
  - CORE65LPHVT\_wc\_1.05V\_m40C\_10y.lib



# Import Design

---

- LEF Files:
  - DESIGN\_KIT\_ROOT/EncounterTechnoKit\_cmos065\_7m4x0y2z\_AP@5.3.1/TECH/cms065\_7m4x0y2z\_AP\_Worst.lef - Header LEF
  - CORE65<ProcessVTOption>\_5.1/CADENCE/LEF/CORE65<ProcessVTOption>\_soc.lef
  - CLOCK65<ProcessVTOption>\_3.1/CADENCE/LEF/CLOCK65<ProcessVTOption>\_soc.lef
  - PRHS65\_7.0.a/CADENCE/LEF/PRHS65\_soc.lef
  - IO65LPHVT\_SF\_1V8\_50A\_7M4X0Y2Z\_7.0/CADENCE/LEF/IO65LPHVT\_SF\_1V8\_50A\_7M4X0Y2Z\_soc.lef
  - IO65LP\_SF\_BASIC\_50A\_ST\_7M4X0Y2Z\_7.2/CADENCE/LEF/IO65LP\_SF\_BASIC\_50A\_ST\_7M4X0Y2Z\_soc.lef
- Libraries to use for MMMC analysis:
  - Pick a combination of a wc and bc library e.g.,
  - SS – wc, 1.05V, m40C, 10y
  - FF – bc, 1.25V, 125C



# Import Design

---

- In Slide 10 also add a Cap Table and QRC Technology file:
  - Cap Table: DESIGN\_KIT\_ROOT/  
EncounterTechnoKit\_cmos065\_7m4x0y2z\_AP@5.3.1/TECH/  
\_cmos065\_7m4x0y2z\_AP\_<Worst/Best>.captable
  - QRC Tech File:  
/usr/local-eit/cad2/cmpstm/stm065v536/  
SignOffTechnoKit\_cmos065lp\_7m4x0y2z@5.3.4/etc/QrcTechLibs/RC<MIN/MAX>/  
qrcTechFile



# Changes during Place & Route

---

- Global Net Connect:
  - Use Pin “vdd” and “gnd” instead of VCC and GND.
- Place Well Taps:
  - Use Welltap cell: HS65\_LH\_FILLERNPWFP4
- Design Clock:
  - Mark all Clock Network buffers, inverters:
    - » HS65\_LH\_CNBF\*, HS65\_LH\_CNIV\*
  - Avoid regular inverters and buffers (HS65\_LH\_IV\*, HS65\_LH\_BF\*)
  - Also avoid special clock buffers (HS65\_LH\_BFX38\_\*)



# Changes during Place & Route cont'd

---

- I/O Filler cells:
  - Use IOFILLER<1, 2, 4, 8, 16, 32, 64>\_ST\_SF\_LIN
- Filler cells:
  - Use FILLERPFOP<8, 9, 12, 16, 32, 64>
  - And HS65\_L(H|S|L)\_FILLERPFOP<1-4>

