



#### **Interfacing Keyboard with FPGA Board**

Siyu Tan Room - 2335 siyu.tan@eit.lth.se

Introduction to Structured VLSI Design

# **Keyboad Clk and Data**

- Interface the USB keyboard.
- It uses two signals (keyboard data and clock)
- Interface protocol (LSB first)




Figure 1: Key Board interface waveform

### Make code & Break code


- When key pressed, a make code is generated.
- When key is released a break code is generated.

key	make	break	
А	ʻlC'h	'F0'h '1C'h	
В	'32'h	'F0'h '32'h	
С	'21'h	'F0'h '21'h	






• Each key is assigned a unique scan code.







• Pressed key shows on FPGA -- 7 SEGEMENT DISPLAY



## Demostration



- Check the reset condition, all display should be switched off at reset.
- Pressing "123456" one by one, the display should look the following:

Seven Segement Display

D	pre			
			1	pre
		1	2	pre
	1	2	3	pre
1	2	3	4	pre
2	3	4	5	pre
3	4	5	6	pre

press (sw0) reset

press 1

- press 2
- press 3

press 4

press 5


press 6

### Main Processes

- Synchronizing Keyboard with FPGA.
- Detection of falling edge of keyboard Clock.
- Storing of relevant Data (Scan Code).
- Display of 'numbers' keys on Seven Segment.
- Shift the previous key left and display the current number when the next number key is pressed.







# **VHDL File Lists**



#### File Name

keyboard\_top.vhd sync\_keyboard.vhd edge\_detector.vhd convert\_scancode.vhd keybaord\_ctrl.vhd convert\_to\_binary.vhd binary\_to\_sg.vhd keyboard\_top.xdc tb\_pkg.vhd tb\_keyboard.vhd input.txt

#### Function

Top level integration file Synchronize keyboard data Edge detection circuit Convert serial data to parallel Keyboard controller Convert scan code to binary Seven segment driver Pin mapping to FPGA board. Required for some functions in testbench test bench to drive stimulus Keys to be sent to design via testbench.