

## EITF35: Introduction to Structured VLSI Design

Part 3.2.1: Memories & Advanced Timing

Liang Liu liang.liu@eit.lth.se




#### **Outline**

- **□**Overview of Memory
  - Application, history, trend
  - Different memory type
  - Overall architecture
- □ Registers as Storage Element
  - Register File
  - •FIFO
- **□**Xilinx Storage Elements



## **Memory is Everywhere**










## **Memory Wafer Shipments Forecast**

Overall Memory wafer shipments forecast (12" eq. wspy)



Faster-Than-Moore?

Bits shipped routinely doubles-to-triples year-over-year



### **Memory Size**



In 1991, a 65MegaByte Seagate hard disk storage cost around \$350



#### Seagate Barracuda 1 TB HDD SA Drive ST1000DM003 by Seagate

\$114.99 \$52.92 *Prime*Get it by Monday, Aug 11

More Buying Choices

\$47.00 new (102 offers)


\$42.00 used (20 offers)



\$5,595,000 USD


Los Angeles (City), CA United States

#### **Bandwidth**





#### Bandwidth (cont'd.)





### Memories, on chip

- □ Power and Bandwidth becomes bottleneck
- □ Everything is pointing to more and more "local" memory/storage at the device level











**Intel ATOM** 



#### Memories, on chip

□One of our chip for wireless communication system (iterative decoder+interleaver)









## **Memories, History**

#### □First Storage?



#### **□**Early Memory

- •Drum memory: magnetic data storage device.
- •Gustav Tauschek (1932)
- •Widely used in the 1950s and into the 1960s as computer memory






#### Memory, current state

#### **□**Yesterday:

- RAM memories are historically driven by computing applications
- •NOR/NAND Flash is used in most of consumer devices (cell-phone, digital camera, USB stick ...)

#### □Today:

- New generation memories
  - □PRAM, FeRAM, MRAM..
- •"Solid State" memory is the killer application for NAND Flash in volume:
  - ■SSDs to replace HDD (hard disk magnetic drives)
- •RAM (SRAM / DRAM)
  - DDR3 / DDR4 /GDDR5/GDDR6





## Memory, leading the semiconductor tech.

#### NAND Memory Product Roadmap




Source: SanDisk

First 32nm NAND Flash memory, 2009, Toshiba First 32nm CPU released, 2010, Intel Core i3



#### Memory, leading the semiconductor tech.




Al top metal

4 layers of memory cells + tungsten interconnect

2 levels of tungsten routing

LV + HV CMOS logic




Example of 3-D integrated construction (Image courtesy of DuPont Electronics

First 22-nm SRAMs using Tri-Gate transistors, in Sept.2009 First 22-nm Tri-Gate microprocessor (Ivy Bridge), released in 2013



## 3D Processors for Massive Parallel Computing

- Centip3De: University of Michigan
  - Configurable 3D stacked system with 64 ARM Cortex-M3 cores
  - 7-layer system (2 core layers, 2 cache layers, 3 DRAM layers)




## **Memory Classification**

Read-Write Memory		Non-Volatile Read-Write Memory	Read-Only Memory
Random Access	Non-Random Access	EPROM E <sup>2</sup> PROM	Mask-Programmed Programmable (PROM)
SRAM DRAM	FIFO LIFO Shift Register CAM	FLASH	THITTITITI



### **Memory Classification**






### **Memory Hierarchy**

 Speed (ns): .1's
 1's
 10's
 100's
 1,000's

 Size (bytes): 100's
 K's
 10K's
 M's
 T's

Cost: highest lowest



## Heterogeneous is important

The concept of "most suitable"



## **Memory Basic Concept**


#### ☐ Stores large number of bits


- m x n: m words of n bits each
- k = Log<sub>2</sub>(m) address input signals
- or  $m = 2^k$  words
- e.g., 4096 x 8 memory:
  - □ 32,768 bits
  - □ 12 address input signals
  - □ 8 input/output data signals

#### ■ Memory access


- r/w: selects read or write
- enable: read or write only when asserted
- Address
- Data-port

We stay at higher-level, gate-level view of memory will be taught at Digital IC Design





## **Memory Architecture**



#### **Outline**


- **□**Overview of Memory
  - Application, history, trend
  - Different memory type
  - Overall architecture
- □ Registers as Storage Element
  - Register File
  - •FIFO
- **■**Xilinx Storage Elements





## **Storage Examples 1**

#### □ Register File

- Used as fast temporary storage
- Registers arranged as array
- Each register is identified with an address
- Normally has 1 write port (with write enable signal)
- Can has multiple read ports








## Register File

□ **Example:** 4-word register file with 1 write port and two read ports

#### □Register array:

- •4\*16bit registers
- Each register has an enable signal
- **□Write decoding circuit:** 
  - •0000 if wr\_en is 0
  - 1 bit asserted according to w\_addr if wr\_en is 1
- □Read circuit:
  - A mux for each read port



```
library ieee;
use ieee.std_logic_1164.all;
entity reg_file is
   port (
      clk, reset: in std_logic;
      wr_en: in std_logic;
      w_addr: in std_logic_vector(1 downto 0);
      w_data: in std_logic_vector(15 downto 0);
      r_addr0, r_addr1: in std_logic_vector(1 downto 0);
      r_data0, r_data1: out std_logic_vector(15 downto 0)
      );
end reg_file;
architecture no_loop_arch of reg_file is
   constant W: natural:=2; -- number of bits in address
   constant B: natural:=16; -- number of bits in data
   type reg_file_type is array (2**W-1 downto 0) of
        std_logic_vector(B-1 downto 0);
   signal array_reg: reg_file_type;
   signal array_next: reg_file_type;
   signal en: std_logic_vector(2**W-1 downto 0);
```

A user-defined array-of-array data type is introduced




```
process(clk, reset)
begin
   if (reset='1') then
      array_reg(3) <= (others=>'0');
      array_reg(2) <= (others=>'0');
      array_reg(1) <= (others=>'0');
      array_reg(0) <= (others=>'0');
   elsif (clk'event and clk='1') then
      array_reg(3) <=
                       array_next(3);
      array_reg(2) <=
                       array_next(2);
                       array_next(1);
      array_reg(1) <=
      array_reg(0)
                       array_next(0);
   end if;
end process;
```

#### □ Index to access an element in the array

- s(i) to access the ith row of the array s
- **S(i)(j)** to access the jth element of ith row in the array




#### Enable logic for register



```
process(array_reg, en, w_data)
begin
```

```
array_next(3) <= array_reg(3);
   array_next(2) <= array_reg(2);
   array_next(1) <= array_reg(1);
   array_next(0) <= array_reg(0);
   if en(3)='1' then
      array_next(3) <= w_data;
   end if:
   if en(2)='1' then
      array_next(2) <= w_data;
   end if:
   if en(1)='1' then
      array_next(1) <= w_data;
   end if;
   if en(0)='1' then
      array_next(0) <= w_data;
   end if;
end process;
```


## Enable logic for register (Cont.)



```
process(wr_en,w_addr)
begin
   if (wr_en='0') then
      en <= (others=>'0');
   else
      case w_addr
         when "00" =>
                        en <= "0001";
         when "01" =>
                        en <= "0010";
         when "10" =>
                        en <= "0100";
         when others => en <= "1000";
      end case;
   end if;
end process;
```




#### Read Multiplexing



## **Storage Examples 2**

#### ☐ FIFO (first in first out) Buffer


"Elastic" storage between two subsystems



#### Circular FIFO

#### ■How to Implement a FIFO?

- Circular queue implementation
- Use two pointers and a "generic storage"
  - □ Write pointer: point to the empty slot before the head of the queue
  - □ Read pointer: point to the tail of the queue




# Circular FIFO rd ptr rd ptr wr ptr wr ptr





#### **FIFO Implementation**



## **FIFO Implementation: Controller**

#### □ Augmented binary counter:

- Increase the counter by 1 bits
- Use LSBs for as register address
- Use MSB to distinguish full or empty

Write pointer	Read pointer	Operation	Status
0 000	0 000	initialization	empty
0 111	0 000	after 7 writes	
1 000	0 000	after 1 write	full
1 000	0 100	after 4 reads	
1 100	0 100	after 4 writes	full
1 100	1 011	after 7 reads	
1 100	1 100	after 1 read	empty
0 011	1 100	after 7 writes	
0 100	1 100	after 1 write	full
0 100	0 100	after 8 reads	empty



#### **Outline**

- **□**Overview of Memory
  - Application, history, trend
  - Different memory type
  - Overall architecture
- **□**Registers as Storage Element
  - •Register File
  - •FIFO
- **□Xilinx Storage Elements**
- **■**Memory Generator



### **Storage Components in a Spartan-3 Device**


#### Distributed RAM

- Fast, localized
- ideal for small data buffers, FIFOs, or register files

#### □ Block RAM

For applications requiring large, on-chip memories


#### Block SelectRAM™ resource



Configurable Logic Blocks

(CLBs)

## **Spartan-3 Distributed Memory**




- ☐ One CLB has four slices: SLICEM & SLICEL
- □ Each LUT in SLICEM has RAM16×1S



## **Spartan-3 Distributed Memory**


- Uses a LUT in a slice as memory
  - An LUT equals 16x1 RAM
  - Cascade LUTs to increase RAM size
- □ Two LUTs can make
  - •32 x 1 single-port RAM
  - 16 x 2 single-port RAM
  - •16 x 1 dual-port RAM
- **□** Synchronous write
- □ Asynchronous read
  - Accompanying flip-flops can be used to create synchronous read




### **Spartan-3 Distributed Memory**

#### □ Timing

- Synchronous write
- Asynchronous read




### **Spartan-3 Block Memory**



- Most efficient memory implementation
  - Dedicated blocks of memory
  - 18 kbits = 18,432 bits per block (16 k without parity bits)
- Builds both single and true dual-port RAMs
- □ Synchronous write and read (different from distributed RAM)



### **Block RAM Configuration (port aspect ratios)**



#### **Block RAM Ports**




Table 4: Block RAM Interface Signals

		Dual Port		
Signal Description	Single Port	Port A	Port B	Direction
Data Input Bus	DI	DIA	DIB	Input
Parity Data Input Bus (available only for byte-wide and wider organizations)	DIP	DIPA	DIPB	Input
Data Output Bus	DO	DOA	DOB	Output
Parity Data Output (available only for byte-wide and wider organizations)	DOP	DOPA	DOPB	Output
Address Bus	ADDR	ADDRA	ADDRB	Input
Write Enable	WE	WEA	WEB	Input
Clock Enable	EN	ENA	ENB	Input
Synchronous Set/Reset	SSR	SSRA	SSRB	Input
Clock	CLK	CLKA	CLKB	Input

(a) Dual-Port

 $\square$  w<sub>A,B</sub>: the data path width at ports A,B.

□r<sub>A,B</sub>: the address bus width at ports A, B

□The control signals CLK, WE, EN, and SSR on both ports have the

option of inverted polarity.


□ Reset signal does NOT affect memory cells

### **Block RAM: Operation Modes**


Write Mode	Effect on Same Port	Effect on Opposite Port (dual-port mode only, same address)
WRITE_FIRST Read After Write (Default)	Data on DI, DIP inputs written into specified RAM location and simultaneously appears on DO, DOP outputs.	Invalidates data on DO, DOP outputs.
Read Before Write (Recommended)	Data from specified RAM location appears on DO, DOP outputs.	Data from specified RAM location appears on DO, DOP outputs.
	Data on DI, DIP inputs written into specified location.	
NO_CHANGE	Data on DO, DOP outputs remains unchanged.	Invalidates data on DO, DOP outputs.
No Read on Write	Data on DI, DIP inputs written into specified location.	



#### **Block RAM: WRITE\_FIRST**





### **Block RAM: NO\_CHANGE**





### Block RAM: READ\_FIRST (Recomm.)





### **Reading Advice**

- □RTL Hardware Design Using VHDL: P276-P292
- □XAPP463 Using Block RAM in Spartan-3 Generation FPGAs (Google search: XAPP463)
- XAPP464 Using Look-Up Tables as Distributed RAM in Spartan-3 Generation FPGAs (Google search: XAPP464)
- XST User Guide, Section: RAMs and ROMs HDL Coding Techniques (Google search: XST User Guide (PDF))
- □ ISE In-Depth Tutorial, Section: Creating a CORE Generator Software Module (Google search: ISE In-Depth Tutorial)



# **□Why two DFFs?**






### **Crossing clock domain**

- ■Multiple clock is needed in case:
  - Inherent system requirement
    - □ Different clocks for sampling and processing
  - Chip size limitation
    - □ Clock skew increases with the # FFs in a system
    - □ Current technology can support up to 10^4 FFs









### **Multiple Clocks: Problems**

■We have been setting very strict rules to make our digital circuits safe: using a forbidden zone in both voltage and time dimensions

Digital Values: distinguishing voltages representing "1" from "0"

Digital Time: setup and hold time rules









### Metastability


- □With asynchronous inputs, we have to break the rules: we cannot guarantee that setup and hold time requirements are met at the inputs!
- **□What happens after timing violation?**



### **Metastability in Digital Logic**




### **Mechanical Metastability**



# Launch a golf up a hill, 3 possible outcomes:

- Hit lightly: Rolls back
- Hit hard: Goes over
- Or: Stalls at the apex



# ☐ That last outcome is not stable:


- A gust of wind
- Brownian motion
- •Can you tell the eventual state?

### **Metastability in Digital Logic**

#### □Our hill is related to the VTC (Voltage Transfer Curve).


- The higher the gain thru the transition region
- The steeper the peak of the hill
- The harder to get into a metastable state.


□We can decrease the probability of getting into the metastable state, but we can't eliminate it...





### **Metastability in Digital Logic**






- □Fixed clock edge
- □Change the edge of inputs
- □The input edge is moved in steps of 100ps and 1ps
- ☐ The behavior of outputs
  - 'Three' possible states
  - Will exit metastability

How long it takes to exit Metastability?

## **Exit Metastability**


- □ Define a fixed-point voltage,  $V_M$ , (always have) such that  $V_{IN} = V_M$  implies  $V_{OUT} = V_M$
- □ Assume the device is sampling at some voltage V<sub>0</sub> near V<sub>M</sub>
- □ The time to settle to a stable value depends on  $(V_0 V_M)$ ; its theoretically infinite for  $V_0 = V_M$





# **Exit Metastability**

- □ The time to exit metastability depends *logarithmically* on  $(V_0 V_M)$
- □ The *probability* of remaining metastable at time T is  $e^{-T/\tau}$





### MTBF: The probability of being metastable at time S?

#### ■Two conditions have to be met concurrently

- An FF enters the metastable state
- An FF cannot resolve the metastable condition within S
- □ The rate of failure  $p(failure) = p(enter\ MS) \times p(time\ to\ exit > S)$

$$Rate(failures) = T_W F_C F_D \times e^{-S/\tau}$$

- •T<sub>W</sub>: time window around sampling edge incurring metastability
- •F<sub>C</sub>: clock rate (assuming data change is uniformly distributed)
- •F<sub>D</sub>: input change rate (input may not change every cycle)
- ■Mean time between failures (MTBF)

$$MTBF = \frac{e^{S/\tau}}{T_W F_C F_D}$$



# MTBF (Mean Time Between Failure)

#### □Let's calculate an ASIC for 28nm CMOS process

- •τ: 10ps (different FFs have different τ)
- $\bullet T_W = 20 ps, F_C = 1 GHz$
- Data changes every ten clock cycles
- Allow 1 clock cycle to resolve metastability, S=T<sub>c</sub>

# MTBF= $4\times10^{29}$ year!


#### [For comparison:

Age of oldest hominid fossil: 5x10<sup>6</sup> years

Age of earth: 5x109 years]



# The Two-Flip-Flop Synchronizer









# The Two-Flip-Flop Synchronizer

#### **□**Possible Outcomes









## The Two-Flip-Flop Synchronizer

#### **□**Possible Outcomes





#### **Open Question: What is the limitation?**

# **Reading Advice**

"Metastability and Synchronizers: A Tutorial", Ran Ginosar, VLSI Systems Research Center, Israel Institute of Technology



#### Lectures next week



**Design for Test (DFT)** 

**Erik Larsson Associate Professor** 

DFT1: Monday (Sept. 22th), 10.15-12.00, E2311

DFT2: Tuesday (Sept. 23th), 9.00-10.00, EC

