# EITF35 - Introduction to Structured VLSI Design Fall 2013

### Introduction

This course provides knowledge on very large-scale integrated (VLSI) digital circuit realization, targeting for fast prototyping on an FPGA platform. The participants will gain knowledge required to implement typical blocks of a large digital system, e.g., state machines, data-path, etc. Moreover, it will be taught to optimize a digital implementation, mainly on the architecture level, for area, speed, and power. Basic knowledge of design for test (DFT) will also be included to get good understanding of a complete digital VLSI design flow. The knowledge gained during the lectures will be implemented through practical assignments in the lab. The course teaches the basic concept of VHDL and tool training required for the compulsory assignments, i.e., *Sequence Detector, ALU,* and a *Keyboard Controller*. Based on the experience gained through compulsory assignments the students may continue with a small project. The course material is based on handouts provided on the course page.

EITF35 is a prerequisite for *Digital IC-Project and Verification ETIN01*.

## Practicalities

#### **Course Responsible:**

Liang Liu [LL], Post-Doc Researcher Room E:2342, Phone 046 2224852, <u>liang.liu@eit.lth.se</u>

#### **Teaching assistants:**

Chenxin Zhang [CZ] <u>chenxin.zhang@eit.lth.se</u> Rakesh Gangarajaiah [RG] <u>rakesh.gangarajaiah@eit.lth.se</u> Hemanth Prabhu [HP] <u>hemanth.prabhu@eit.lth.se</u> Steffen Malkowsky [SM] steffen.malkowsky@eit.lth.se

#### Textbook

If you do not already have a book on VHDL we recommend as a companion textbook: *RTL Hard-ware Design Using VHDL* by Pong Chu. (ISBN 978-0-471-72092-8)

#### Location

Lectures will take place on

- Mondays (15:00-17:00), E:2311
- Tuesdays (08:00-10:00), E:A

In the 1<sup>°</sup> week a 3<sup>°</sup> lecture is scheduled for Fri (6th Sept.) at 13:00 in MA03.

The labs will take place in 4121 on

- Tuesdays (13:00-17:00)
- Wednesdays (08:00-12:00)
- Fridays (08:00-12:00)(13:00-17:00)

We will present the assignments and the corresponding tool tutorial before the lab

#### Homepage

All material and information regarding the course will be on the course page. The page will be updated twice a week.

#### Lecture notes

Handouts will be available the day before the lecture on the course page. If necessary the handouts will be updated after the lecture.

#### Lab preparation

The assignments require some compulsory preparation. The preparation must get approved by the TA's ahead of the lab.

#### Lab-equipment

The labs are equipped with Windows PC's and Spartan-3 FPGA boards from XILNX. A similar setup, i.e., Xilinx ISE WebPACK and ModelSim MXE may be installed on each student's PC. These tools can be downloaded from the Xilinx webpage free of charge. (Go to: www.xilinx.com -Products - Design Tools - ISE WebPACK, and register for the download. Remember to also get the ModelSim MXE Simulator. We are not able to support anything installed on your PC's.

#### **Design project**

You will be working in teams of 2 students. You need to register as a team in the 2<sup>nd</sup> week of the course. Teaching assistants will be available 50% of the assigned lab hours (normally Tuesday 13:00-15:00, Wednesdays 08:00-10:00, and Fridays 08:00-10:00 13:00-15:00). In addition to these lab hours, you are expected to spend some extra time, either in the labs any time the lab is available, or at home.

All assignments will be presented in the class room as indicated in the schedule. The preparation to the assignments must be handed in at the beginning of the lab session on Mondays. If a group does not hand in the preparation the group members need to pass a test in order to be able to continue the lab. A student may not fail such test more than twice to pass the course.

On Wednesdays (15:15-17:00) a *Drop-in* lab session with TA support will be offered. These sessions are voluntarily and you will have the possibility to work on basic VHDL problems. No preparation is necessary.

#### Grading

Deadlines: All assignments must be demonstrated to the TA's to get approved. Furthermore, the students need to demonstrate their understanding ("oral examination") of the assignment to get it approved. To pass the course (grade 3), 3 assignments must be delivered on time. The difficulty level of the assignments is in increasing order. If a group should miss a deadline another assignment will be accepted, e.g., if the deadline for assignment 2 is missed the group may deliver assignment 4 instead.

For grade "3" following assignments need to get approved:

- 1. Sequence Detector: September 13<sup>th</sup> 15:00 (A), 17:00 (B)
- 2. Keyboard Controller: September 27<sup>th</sup> 15:00 (A), 17:00 (B)
- 3. ALU: October 4<sup>th</sup> 15:00 (A), 17:00 (B)

Students who want to aim for a higher grade than "3" need to select a small project. It is recommended to start the projects earlier than the deadline for the assignment 3 ALU. The projects will get approved like the assignments ("oral examination").

4. Grade 4: ALU with memory, output on VGA: Tue October  $18^{"}$  15:00

5. Grade 5: All previous assignments and project for grade 4 in time. Implementation of square root function in the ALU: Tue October TBD

The VGA controller that needs to be implemented for grade 4 may be reused in the project for grade 5. For grade 5 all preparation/assignments must get approved in time. You will be graded as a group. However, if we suspect an unbalance in workload or understanding, individual grading may be applied.

## Lecture plan

Week	Date	Торіс	Lecturer	Lab
36	2/9	Intro, Recap	LL	
	3/9	FSM, VHDL1, Assign. 1 SD	LL, SM	
	4/9		SM, RG	Drop-In
	6/9	FPGA+ISE	CZ	
37	9/9	Combinational, VHDL2	LL	
	10/9	Sequential, VHDL3 , Assign.2 Keyboard	LL,HP	
	11/9		SM, RG	Drop-In
	13/9			Assign. 1 due
38	16/9	FSMD, VHDL4,	LL	
	17/9	Memories, Core Generator	LL, RG	
	18/9		SM, RG	Drop-In
	20/9			
39	23/9	DFT 1, Assign. 3 ALU	EL, CZ	
	24/9	no lecture	LL, RG	
	25/9		HP, CZ	Drop-In
	27/9			Assign. 2 due
40	30/9	DFT 2, Assign. 4 Display ALU+Memory	EL, RG	
	1/10	Low-Power		
	2/10		HP, CZ	Drop-In
	4/10			Assign. 3 due
41	7/10	Axis (Preliminary)		
	8/10	Ericsson (Preliminary)		
	9/10			
	11/10			
42	14/10	Course Evaluation + wrap up	LL	
	15/10	no lecture		
	16/10			
	18/10			Assign. 4 due

The lecture plan may receive some minor updates.