

# EITF35: Introduction to Structured VLSI Design

Part 3.2.1: Memories

Liang Liu liang.liu@eit.lth.se



Lund University / EITF35/ Liang Liu 2013

## Outline

#### **Overview of Memory**

- Application, history, trend
- Different memory type
- Overall architecture

### Registers as Storage Element

- Register File
- •FIFO

### **Xilinx Storage Elements**



## **Memory is Everywhere**







## **Memory Wafer Shipments Forecast**

#### **Overall Memory wafer shipments forecast** (12" eq. wspy)



#### Faster-Than-Moore?

Bits shipped routinely doubles-to-triples year-over-year



## Bandwidth





## **Bandwidth (cont'd.)**



## Memories, on chip

**Power and Bandwidth becomes bottleneck** 

**D**Everything is pointing to more and more "local" memory/storage at the device level



#### Intel Haswell



**Intel ATOM** 



## Memories, on chip

□One of our chip for wireless communication system (iterative decoder+interleaver)



demodulation

FFT

**Rx IOTA** 

filter

## **Memories**, **History**

#### **First Storage?**



#### Early Memory

•Drum memory: magnetic data storage device.

•Gustav Tauschek (1932)

•Widely used in the 1950s and into the 1960s as computer memory





## Memory, current state

#### **Yesterday:**

•RAM memories are historically driven by computing applications

•NOR/NAND Flash is used in most of consumer devices (cell-phone, digital camera, USB stick ...)

#### □Today:

New generation memories

PRAM, FeRAM, MRAM..

•"Solid State" memory is the killer application for NAND Flash in volume:

Z

SSDs to replace HDD (hard disk magnetic drives)

•RAM (SRAM / DRAM)

DDR3 / DDR4 DRAM



## Memory, leading the semiconductor tech.

## NAND Memory Product Roadmap



#### First 32nm NAND Flash memory, 2009, Toshiba First 32nm CPU released, 2010, Intel Core i3



## Memory, leading the semiconductor tech.



Example of 3-D integrated construction (Image courtesy of DuPont Electronics)

CARO

Z

First 22-nm SRAMs using Tri-Gate transistors, in Sept.2009 First 22-nm Tri-Gate microprocessor (Ivy Bridge), released in 2013

## **Memory Classification**

<b>Read-Write Memory</b>		Non-Volatile Read-Write Memory	<b>Read-Only Memory</b>
Random Access	Non-Random Access	EPROM E <sup>2</sup> PROM	Mask-Programmed Programmable (PROM)
SRAM DRAM	FIFO LIFO	FLASH	
DRAM	Shift Register CAM		TITITITITI



## **Memory Classification**



 $\langle \mathbf{Q} \rangle$ 

**14** Lund University / EITF35/ Liang Liu 2013

## **Memory Hierarchy**





## Hierarchy, Heterogeneous



## **Memory Basic Concept**

#### **Stores large number of bits**

- m x n: m words of n bits each
- k = Log<sub>2</sub>(m) address input signals
- or m = 2<sup>k</sup> words
- e.g., 4096 x 8 memory:
  - **32,768** bits
  - 12 address input signals
  - 8 input/output data signals

#### Memory access

- r/w: selects read or write
- enable: read or write only when asserted
- Address
- Data-port

## We stay at higher-level, gate-level view of memory will be taught at Digital IC Design





## **Memory Architecture**



## Outline

### **Overview of Memory**

- Application, history, trend
- •Different memory type
- •Overall architecture

#### Registers as Storage Element

- Register File
- •FIFO
- **Xilinx Storage Elements**

## **Storage Examples 1**

### Register File

- Used as *fast temporary* storage
- Registers arranged as array
- Each register is identified with an address
- Normally has 1 write port (with write enable signal)
- Can has multiple read ports





## **Register File**

**Example:** 4-word register file with 1 write port and two read ports



```
library ieee;
use ieee.std_logic_1164.all;
entity reg_file is
   port(
      clk, reset: in std_logic;
      wr_en: in std_logic;
      w_addr: in std_logic_vector(1 downto 0);
      w_data: in std_logic_vector(15 downto 0);
      r_addr0, r_addr1: in std_logic_vector(1 downto 0);
      r_data0, r_data1: out std_logic_vector(15 downto 0)
      );
end reg_file;
architecture no_loop_arch of reg_file is
   constant W: natural:=2; -- number of bits in address
   constant B: natural:=16; -- number of bits in data
   type reg_file_type is array (2**W-1 downto 0) of
        std_logic_vector(B-1 downto 0);
   signal array_reg: reg_file_type;
   signal array_next: reg_file_type;
   signal en: std_logic_vector(2**W-1 downto 0);
```

#### A user-defined array-of-array data type is introduced





#### Index to access an element in the array

- s(i) to access the ith row of the array s
- **S(i)(j)** to access the jth element of ith row in the array



Enable logic for register



```
process(array_reg, en, w_data)
begin
```

```
array_next(3) <= array_reg(3);</pre>
   array_next(2) <= array_reg(2);
   array_next(1) <= array_reg(1);</pre>
   array_next(0) <= array_reg(0);
   if en(3)='1' then
      array_next(3) <= w_data;
   end if;
   if en(2) = '1' then
      array_next(2) <= w_data;
   end if:
   if en(1)='1' then
      array_next(1) <= w_data;
   end if:
   if en(0)='1' then
      array_next(0) <= w_data;
   end if;
end process;
```

## w addr







## VHDL: a parameterized 2<sup>w</sup>-by-B register file

process(wr\_en,w\_addr)

#### Enable logic for register

(Cont.)



#### **Read Multiplexing**



## **Storage Examples 2**

#### **FIFO** (first in first out) Buffer

• "Elastic" storage between two subsystems



## **Circular FIFO**

### **How to Implement a FIFO?**

- Circular queue implementation
- Use two pointers and a "generic storage"

Write pointer: point to the empty slot before the head of the queue

Read pointer: point to the tail of the queue





## **FIFO Implementation**



## **FIFO Implementation: Controller**

#### Augmented binary counter:

- Increase the counter by 1 bits
- Use LSBs for as register address
- Use **MSB** to distinguish full or empty

Write pointer	Read pointer	Operation	Status
0 000	0 000	initialization	empty
0 111	0 000	after 7 writes	
1 000	0 000	after 1 write	full
1 000	0 100	after 4 reads	
1 100	0 100	after 4 writes	full
1 100	1 011	after 7 reads	
1 100	1 100	after 1 read	empty
0 011	$1\ 100$	after 7 writes	
0 100	$1\ 100$	after 1 write	full
0 100	0 100	after 8 reads	empty



## **FIFO Implementation: VHDL**

```
process(clk, reset)
                                        begin
                                           if (reset='1') then
                                              w_ptr_reg <= (others=>'0');
library ieee;
                                              r_ptr_reg <= (others=>'0');
use ieee.std_logic_1164.all;
                                           elsif (clk'event and clk='1') then
use ieee.numeric_std.all;
                                              w_ptr_reg <= w_ptr_next;</pre>
                                              r_ptr_reg <= r_ptr_next;
entity fifo_sync_ctrl4 is
                                           end if:
                                                         Controller Registers
   port(
                                        end process;
      clk, reset: in std_logic;
      wr, rd: in std_logic;
      full, empty: out std_logic;
      w_addr, r_addr: out std_logic_vector(1 downto 0)
       ):
end fifo_sync_ctrl4;
architecture enlarged_bin_arch of fifo_sync_ctrl4 is
   constant N: natural:=2;
   signal w_ptr_reg, w_ptr_next: unsigned(N downto 0);
   signal r_ptr_reg, r_ptr_next: unsigned(N downto 0);
   signal full_flag, empty_flag: std_logic;
begin
```

N N

## **FIFO Implementation: VHDL**

```
Controller
  --- write pointer next-state logic
                                                 Comb.
   w_ptr_next <=
      w_ptr_reg + 1 when wr='1' and full_flag='0' else
      w_ptr_reg;
   full_flag <=
      '1' when r_ptr_reg(N) /=w_ptr_reg(N) and
             r_ptr_reg(N-1 downto 0)=w_ptr_reg(N-1 downto 0)
          else
      '0':
  --- write port output
   w_addr <= std_logic_vector(w_ptr_reg(N-1 downto 0));</pre>
   full <= full_flag;</pre>
  — read pointer next-state logic
   r_ptr_next <=
      r_ptr_reg + 1 when rd='1' and empty_flag='0' else
      r_ptr_reg;
   empty_flag <= '1' when r_ptr_reg=w_ptr_reg else
                  '0':
  -- read port output
   r_addr <= std_logic_vector(r_ptr_reg(N-1 downto 0));</pre>
   empty <= empty_flag;</pre>
end enlarged_bin_arch;
```



## Outline

### **Overview of Memory**

- Application, history, trend
- •Different memory type
- •Overall architecture

#### **Registers as Storage Element**

•Register File

•FIFO

## **Xilinx Storage Elements**

Memory Generator



## **Storage Components in a Spartan-3 Device**

#### Distributed RAM

- Fast, localized
- ideal for small data buffers, FIFOs, or register files

#### Block RAM

• For applications requiring large, on-chip memories



## **Spartan-3 Distributed Memory**



## One CLB has four slices: SLICEM & SLICEL Each LUT in SLICEM has RAM16 × 1S



## **Spartan-3 Distributed Memory**

#### Uses a LUT in a slice as memory

•An LUT equals 16x1 RAM

Cascade LUTs to increase RAM size

#### Two LUTs can make

•32 x 1 single-port RAM

•16 x 2 single-port RAM

16 x 1 dual-port RAM

#### **Synchronous** write

#### Asynchronous read

•Accompanying flip-flops can be used to create synchronous read

#### RAM and ROM are initialized during configuration

•Data can be written to RAM after configuration



## **Spartan-3 Distributed Memory**

#### **Timing**

- Synchronous write
- Asynchronous read



## **Spartan-3 Block Memory**



#### Most efficient memory implementation

- Dedicated blocks of memory
- 18 kbits = 18,432 bits per block (16 k without parity bits)
- Builds both single and true dual-port RAMs
- Synchronous write and read (different from distributed RAM)



## **Block RAM Configuration (port aspect ratios)**



## **Block RAM Ports**



(a) Dual-Port

 $\Box$  w<sub>A,B</sub>: the data path width at ports A,B.

**Dp**<sub>A,B</sub>: the number of data path lines serving as parity bits.

□r<sub>A,B</sub>: the address bus width at ports A, B

□The control signals CLK, WE, EN, and SSR on both ports have the option of inverted polarity.

N

## **Block RAM: Operation Modes**

Write Mode	Effect on Same Port	Effect on Opposite Port (dual-port mode only, same address)
WRITE_FIRST Read After Write (Default)	Data on DI, DIP inputs written into specified RAM location and simultaneously appears on DO, DOP outputs.	Invalidates data on DO, DOP outputs.
READ_FIRST Read Before Write (Recommended)	Data from specified RAM location appears on DO, DOP outputs.	Data from specified RAM location appears on DO, DOP outputs.
	Data on DI, DIP inputs written into specified location.	
NO_CHANGE No Read on Write	Data on DO, DOP outputs remains unchanged.	Invalidates data on DO, DOP outputs.
	Data on DI, DIP inputs written into specified location.	



## Block RAM: WRITE\_FIRST



S

R

## Block RAM: NO\_CHANGE





## Block RAM: READ\_FIRST (Recomm.)



S

0

C

45 Lund University / EITF35/ Liang Liu 2013

## **Reading Advice**

- **RTL Hardware Design Using VHDL: P276-P292**
- XAPP463 Using Block RAM in Spartan-3 Generation FPGAs (Google search: XAPP463)
- XAPP464 Using Look-Up Tables as Distributed RAM in Spartan-3 Generation FPGAs (Google search: XAPP464)
- XST User Guide, Section: RAMs and ROMs HDL Coding Techniques (Google search: XST User Guide (PDF))
- □ ISE In-Depth Tutorial, Section: Creating a CORE Generator Software Module (Google search: ISE In-Depth Tutorial)



## **Why two DFFs?**



**47** Lund University / EITF35/ Liang Liu 2013

## **Crossing clock domain**

#### **Multiple clock is needed in case:**

Inherent system requirement

#### Different clocks for sampling and processing

- Chip size limitation
  - Clock skew increases with the # FFs in a system
     Current technology can support up to 10^4 FFs
- Low power design

#### Clock gating



## **Multiple Clocks: Problems**

■We have been setting very strict rules to make our digital circuits safe: using a forbidden zone in both voltage and time dimensions

Digital Values: distinguishing voltages representing "1" from "0"









## **Metastability**

□With asynchronous inputs, we have to break the rules: we cannot guarantee that setup and hold time requirements are met at the inputs!

**What happens after timing violation?** 



## **Mechanical Metastability**



## Launch a golf up a hill, 3 possible outcomes:

- •Hit lightly: Rolls back
- •Hit hard: Goes over
- •Or: Stalls at the apex

## That last outcome is not stable:

- A gust of wind
- Brownian motion
- •Can you tell the eventual state?



## **Metastability in Digital Logic**

**Our hill is related to the VTC (Voltage Transfer Curve).** 

□The higher the gain thru the transition region, the steeper the peak of the hill, the harder to get into a metastable state.

■We can decrease the probability of getting into the metastable state, but we can't eliminate it...



## **Metastability in Digital Logic**





## **Metastability in Digital Logic**



Fixed clock edgeChange the edge of inputs

□The input edge is moved in steps of 100ps and 1ps

#### □The behavior of outputs

'Three' possible statesWill exit metastability

How long it takes to exit Metastability?

Z

## **Exit Metastability**

Define a fixed-point voltage,  $V_M$ , (always have) such that  $V_{IN} = V_M$  implies  $V_{OUT} = V_M$ 

□Assume the device is sampling at some voltage V<sub>0</sub> near V<sub>M</sub>

The time to settle to a stable value depends on  $(V_0 - V_M)$ ; its theoretically infinite for  $V_0 = V_M$ 





## **Exit Metastability**

The time to exit metastability depends *logarithmically on* ( $V_0 - V_M$ ) The *probability* of remaining metastable at time T is  $e^{-T/\tau}$ 



## **MTBF:** The probability of being metastable at time S?

#### Two conditions have to be met concurrently

•An FF enters the metastable state

•An FF cannot resolve the metastable condition within S

**The rate of failure**  $p(failure) = p(enter MS) \times p(time to exit > S)$ 

 $Rate(failures) = T_W F_C F_D \times e^{-S_{\tau}}$ 

•T<sub>w</sub>: time window around sampling edge incurring metastability
•F<sub>c</sub>: clock rate (assuming data change is uniformly distributed)
•F<sub>D</sub>: input change rate (input may not change every cycle)

Mean time between failures (MTBF)

$$MTBF = \frac{e^{S_{\tau}}}{T_W F_C F_D}$$



## **MTBF (Mean Time Between Failure)**

#### Let's calculate an ASIC for 28nm CMOS process

- •τ: 10ps (different FFs have different τ)
- •T<sub>W</sub>=20ps, F<sub>C</sub>=1GHz
- Data changes every ten clock cycles
- Allow 1 clock cycle to resolve metastability, S=T<sub>c</sub>

## MTBF=4×10<sup>29</sup> year !

[For comparison: Age of oldest hominid fossil: 5x10<sup>6</sup> years Age of earth: 5x10<sup>9</sup> years]



## **The Two-Flip-Flop Synchronizer**



## **The Two-Flip-Flop Synchronizer**

#### Possible Outcomes







## **The Two-Flip-Flop Synchronizer**

#### Possible Outcomes



VM·CA



## **Reading Advice**

"Metastability and Synchronizers: A Tutorial", Ran Ginosar, VLSI Systems Research Center, Israel Institute of Technology



39	23/9	DFT 1, Assign. 3 ALU
	24/9	no lecture
	25/9	
	27/9	
40	30/9	DFT 2, Assign. 4 Display ALU+Memory
	1/10	Low-Power
	2/10	
	4/10	

