

EITF35: Introduction to Structured VLSI Design

Part 2.2.2: VHDL-3

Liang Liu liang.liu@eit.lth.se



Lund University / EITF35/ Liang Liu 2013

Outline

Inference of Basic Storage ElementSome Design Examples

- •DFF with enable
- Register shifter
- Counter

Coding Style: Segment Variables in Sequential Circuit Poor Design Examples



Inference of Basic Storage Elements

□VHDL code should be clear so that the pre-designed cells can be inferred

•Again, as an architecture designer, you need to be very familiar with the available elements

VHDL code of storage elements

Positive edge-triggered D FF
Negative edge-triggered D FF
D FF with asynchronous reset
D Latch (*DON'T USE*)







Positive edge-Triggered D FF

□No else branch

□Note the sensitivity list (only clk)

```
library ieee;
use ieee.std_logic_1164.all;
entity dff is
   port (
      clk: in std_logic;
      d: in std_logic;
      q: out std_logic
   );
end dff:
architecture arch of dff is
begin
   process (clk)
   begin
      if (clk'event and clk='1') then
         q <= d;
      end if;
   end process;
end arch;
```





Negative edge-Triggered D FF







D FF with Async. Reset

```
entity dffr is
   port (
      clk: in std_logic;
      reset: in std_logic;
      d: in std_logic;
      q: out std_logic
   );
end dffr;
architecture arch of dffr is
begin
   process (clk,reset)
   begin
      if (reset='1') then
         q <= '0';
      elsif (clk'event and clk='1') then
         q <= d;
      end if;
   end process;
end arch;
```





D Latch (Learn How to Avoid)



Exercise

c1: process(clk)
begin
 if (clk 'event
 and clk = `1')then
 q<= `1';
 end if;
end process c1;</pre>











Outline

□Inference of Basic Storage Element

Some Design Examples

- •DFF with enable
- Register shifter
- Counter
- Coding Style: Segment
 Variables in Sequential Circuit
 Poor Design Examples



Design Examples: D FF with sync enable

Sync Enable

•Means the enable signal is controlled by clock





Design Examples: D FF with sync enable



Design Examples: Shift-right registers

□Shift Registers

Shifts the content of the register left or right 1 bit in each clock cycle
Major application: send parallel data through a serial line



N N

Design Examples: Shift-right registers

□If we group the registers together: multi-segment form





Design Examples: Shift-right registers

```
architecture two_seg arch of shift right register is
signal r reg : std logic vector (3 downto 0);
signal r next : std logic vector (3 downto 0);
begin
  process (clk,reset)
    begin
      if(reset= '1') then
        r reg <= (others =>'O');
      elsif (clk 'event and clk= '1') then
        r reg <= r next;</pre>
      end if ;
  end process;
  r next <= d & r reg(3 downto 1);</pre>
  q \leq r reg(0);
end two seg arch;
```



Design Examples: Binary Counter

Binary Counter

- •Circulates through a sequence that resembles the unsigned binary number
- •An n-bit binary counter has a register with n FFs
- Increments the content of the register every clock cycle, counting from 0 to 2ⁿ 1 and then repeating.



Design Examples: Binary Counter

```
entity binary counter4 pulse is
port( clk, reset: in std logic;
max pulse: out std logic;
q: out std logic vector (3 downto 0);
end binary counter4 pulse ;
architecture two seg arch of binary counter4 pulse is
signal r reg : unsigned (3 downto 0) ;
signal r next : unsigned (3 downto 0) ;
  process (clk, reset)
    begin
      if (reset='1') then r reg <= ( others=> '0') ;
      elsif (clk'event and clk='1') then r reg <= r next;
      end if;
  end process;
  r next <= r_reg + 1; -- incrementor</pre>
  q <= stdreggic vector(r reg);</pre>
  max pulse <= '1' when r reg= "1111" else '0'; -- output
end two seg_arch;
```

Design Examples: Binary Counter

□How to wrap around: 1111->0000

Poor code ('Wrong' code)

bad:r_next <= (r_reg + 1) mod 16</pre>

□In the IEEE numeric_std package, "+" on the unsigned data type is modeled after a hardware adder

□Wrap around automatically when the addition result exceeds the range.

Imod operation may cannot be synthesized

Good:r_next <= (r_reg + 1)</pre>



Outline

Inference of Basic Storage ElementSome Design Examples

- •DFF with enable
- •Register shifter
- •Counter

Coding Style: Segment

Variables in Sequential Circuit

Poor Design Examples



Coding Style: Segment

One-segment

- •Describe storage and combinational logic in one process
- May appear compact for certain simple circuit
- •But it can be error-prone



Is integration always better???



Segment: D FF with sync enable

```
architecture one seg arch of dff_en is
begin
  process (clk,reset)
    begin
      if (reset='1') then
        q < = '0';
      elsif (clk'event and clk='1') then
        if (en='1') then
          q \leq d;
        end if;
      end if ;
  end process;
                                        a next
end one seg arch;
                                            d
                                             clk
```



M N N



Segment: Binary Counter

```
architecture not_work_one_seg_glitch_arch
                       of binary_counter4_pulse is
   signal r_reg: unsigned(3 downto 0);
begin
   process(clk,reset)
   begin
      if (reset='1') then
         r_reg <= (others=>'0');
      elsif (clk'event and clk='1') then
         r_reg <= r_reg + 1;
         if r_reg="1111" then
            max_pulse <= '1';</pre>
                                      What will be
         else
                                     the circuit?
            max_pulse <= '0';</pre>
         end if;
      end if;
   end process;
```



Segment: Binary Counter



A 1-bit register is inferred for the max_pulse signal.

□The register works as a buffer and *delays the output by one clock cycle*,

□and thus the max_pulse signal will be asserted when r_reg="0000".

Segment: Summary

□Two-segment code

- •Separate memory segment from the rest
- •Has a clear mapping to hardware component
- Is preferred and recommended

One-segment code

- •Mix memory segment and next-state logic/output logic
- Can sometimes be more compact
- No clear hardware mapping
- •Error prone



Segment: Summary



Keep the hardware and the corresponding coding rule in mind and then go ahead!

•Signals inside the clk'event and clk=`1' branch are referred as registers



Outline

Inference of Basic Storage ElementSome Design Examples

- •DFF with enable
- •Register shifter
- •Counter
- **Coding Style: Segment**

□Variables in Sequential Circuit

Poor Design Examples



Variables in Sequential Circuit

□Signals always imply an FF under clk' event and clk='1' condition

UWhen you don't want to infer an **FF** in a **one-segment** process

□Variable is local in a process and is not needed outside

Variable may imply differently

•Variable is used *after* it is assigned: get a value every time when the process is invoked

no register is inferred

•Variable is used **before** it is assigned: use the value from the previous process execution

Given FF or register need to be inferred



Variables in Sequential Circuit: Example

```
architecture arch of varaible ff demo is
    signal tmp sigl: std_logic;
    begin
       process (clk)
         begin
           if (clk'event and clk='1') then
              tmp sig1 <= a and b;
              ql <= tmp sigl;</pre>
           end if ;
       end process;
                       tmp_sig
          ab
                 d
cik
                  · clk
                                    tmp_sig1
                             q1
                 d
                     α
                  cik
```

Registers are inferred **q1** is one clock later than



Variables in Sequential Circuit: Example

```
architecture arch of varaible_ff_demo is
begin
  process (clk)
  variable tmp_var2: std_logic; -- declare in process
  begin
    if (clk'event and clk='1') then
      tmp_var2 := a and b; -- notice assignment format
      ql <= tmp_var2;
      end if ;
end process;
```



Use variable *tmp_sig2* is used after it is assigned
Just a hard wire, no Reg. is inferred



Variables in Sequential Circuit: Example

```
architecture arch of varaible ff demo is
begin
   process (clk)
     variable tmp_var2: std logic; -- declare in process
     begin
       if (clk'event and clk='1') then
        ql <= tmp var2;</pre>
        tmp var2 := a and b; -- change the assignment order
       end if ;
   end process;
                                                   tmp var2
                                      ab
                                             d
                           cik
                                              clk
2min: Draw the
corresponding circuits
                                             d
                                                         a1
                                                 q
                                              cik
                                                         Z
```

Outline

Inference of Basic Storage ElementSome Design Examples

- •DFF with enable
- •Register shifter
- •Counter
- **Coding Style: Segment**
- **Variables in Sequential Circuit**
- Poor Design Examples



Example: a mod-10 counter: 0,1,2 ...,7,8,9, 0,1,2..., 7,8,9,0





```
library ieee; use ieee.std logic 1164.all; use ieee.numeric std.all;
entity modl0 counter is
port(clk,reset: in std logic;
     q:out std logic vector (3 downto 0));
end modl0 counter;
architecture poor async arch of mod10 counter is
  signal r reg: unsigned (3 downto 0) ;
  signal r next: unsigned (3 downto 0) ;
  signal async clr: std logic;
 begin
   process (clk,async clr)
      begin
         if (async clr=`1') then r reg <= (others=>`0');
         elsif(clk'event and clk=`1') then r reg<=r next;</pre>
      end if ;
    end process;
   async clr <='1' when (reset='1'or r reg="1010") else '0';
   r next <= r reg + 1;</pre>
   q <= std logic vector(r reg);</pre>
end poor async arch;
```

Problems

•Glitch in counter: r_reg goes to 10 and then reset, due to the delay of comparator

•Glitches in aync_clr can reset the counter

•Timing analysis?



Remedy

```
architecture two seg of mod10 counter is
  signal r reg: unsigned (3 downto 0) ;
  signal r next: unsigned (3 downto 0) ;
  begin
    process (clk, reset)
      begin
        if (reset = '1') then r reg <= (others=> '0');
        elsif(clk'event and clk=`1') then r reg<=r next;</pre>
      end if ;
    end process;
   r next \le (others \ge '0') when (r reg = 9) else r reg = 1;
   q <= std logic vector(r reg);</pre>
end two seg;
```

Suggestion: Asynchronous reset should only be used for power-on initialization!





Something to remember

■Strictly follow the synchronous design methodology; i.e., all registers in a system should be *synchronized by a common global clock signal*.

□The memory components should be coded clearly so that a predesigned cell can be *inferred from the device library*.

□Isolate the memory components from the VHDL description and code them in a *separate segment*. One-segment coding style is not advisable.

□ Asynchronous reset, if used, should be only for system initialization. It should not be used to clear the registers during regular operation

□Unless there is a compelling reason, a *variable should not* be used to infer a memory component.

Reading advice

RTL Hardware Design Using VHDL: P213-P254



36 Lund University / EITF35/ Liang Liu 2013

Thanks



37 Lund University / EITF35/ Liang Liu 2013